

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









EFM32 Pearl Gecko Family EFM32PG12 Family Data Sheet



The EFM32 Pearl Gecko MCUs are the world's most energy-friendly microcontrollers.


EFM32PG12 features a powerful 32-bit ARM[®] Cortex[®]-M4 and a wide selection of peripherals, including a unique cryptographic hardware engine and Security Management Unit, True Random Number Generator, and robust capacitive touch sense unit. These features, combined with ultra-low current active and sleep modes, make EFM32PG12 microcontrollers well suited for any battery-powered application, as well as other systems requiring high performance and low energy consumption.

Example applications:

- · IoT devices and sensors
- · Health and fitness
- · Smart accessories
- · Home automation and security
- · Industrial and factory automation

ENERGY FRIENDLY FEATURES

- ARM Cortex-M4 at 40 MHz
- · Ultra low energy operation:
 - 0.39 µA EM4H Hibernate current
 - 1.5 μA EM2 Deep Sleep current (RTCC running with state and RAM retention)
 - 64 μA/MHz EM0 Active current
- Hardware cryptographic engine (AES, ECC, and SHA) and TRNG
- · Security Management Unit (SMU)
- Autonomous low energy sensor interface (LESENSE)
- Rich analog features including ADC, VDAC, OPAMPs, and capacitive sense
- · Integrated DC-DC converter
- 5 V tolerant I/O



1. Feature List

The EFM32PG12 highlighted features are listed below.

ARM Cortex-M4 CPU platform

- · High performance 32-bit processor @ up to 40 MHz
- · DSP instruction support and Floating Point Unit
- · Memory Protection Unit
- · Wake-up Interrupt Controller

Flexible Energy Management System

- 64 µA/MHz in Active Mode (EM0)
- 2.1 µA EM2 Deep Sleep current (256 kB RAM retention and RTCC running from LFXO)
- 1.5 µA EM2 Deep Sleep current (16 kB RAM retention and RTCC running from LFRCO)
- 1.81 µA EM3 Stop current (State and 256 kB RAM retention, CRYOTIMER running from ULFRCO)
- 0.39 µA EM4H Hibernate Mode (128 byte RAM retention)

Up to 1024 kB flash program memory

- · Dual-bank with read-while-write support
- · Up to 256 kB RAM data memory
- Up to 65 General Purpose I/O Pins
 - Configurable push-pull, open-drain, pull-up/down, input filter, drive strength
 - · Configurable peripheral I/O locations
 - · Asynchronous external interrupts
 - · Output state retention and wake-up from Shutoff Mode

· Hardware Cryptography

- AES 128/256-bit keys
- ECC B/K163, B/K233, P192, P224, P256
- SHA-1 and SHA-2 (SHA-224 and SHA-256)
- True random number generator (TRNG)

Security Management Unit (SMU)

Fine-grained access control for on-chip peripherals

· Timers/Counters

- · 2× 16-bit Timer/Counter
 - 3 + 4 Compare/Capture/PWM channels
- · 2× 32-bit Timer/Counter
 - 3 + 4 Compare/Capture/PWM channels
- 1× 32-bit Real Time Counter and Calendar
- 1× 32-bit Ultra Low Energy CRYOTIMER for periodic wakeup from any Energy Mode
- 16-bit Low Energy Timer for waveform generation
- 3× 16-bit Pulse Counter with asynchronous operation
- · 2× Watchdog Timer with dedicated RC oscillator

8 Channel DMA Controller

12 Channel Peripheral Reflex System (PRS) for autonomous inter-peripheral signaling

· Communication Interfaces

- 4× Universal Synchronous/Asynchronous Receiver/ Transmitter
 - UART/SPI/SmartCard (ISO 7816)/IrDA/I2S/LIN
 - Triple buffered full/half-duplex operation with flow control
- · Low Energy UART
 - Autonomous operation with DMA in Deep Sleep Mode
- 2× I²C Interface with SMBus support
 - · Address recognition in EM3 Stop Mode

Ultra Low-Power Precision Analog Peripherals

- 12-bit 1 Msps SAR Analog to Digital Converter (ADC)
- 2× Analog Comparator (ACMP)
- 2× 12-bit 500 ksps Digital to Analog Converter (VDAC)
- 3× Operational Amplifier (OPAMP)
- · Digital to Analog Current Converter (IDAC)
- Multi-channel Capacitive Sense Interface (CSEN)
- Up to 54 pins connected to analog channels (APORT) shared between analog peripherals

Low-Energy Sensor Interface (LESENSE)

- · Autonomous sensor monitoring in deep sleep mode
- Wide range of supported sensors, including LC sensors and capacitive touch switches
- · Up to 16 channels

Ultra efficient Power-on Reset and Brown-Out Detector

· Debug Interface

- · 2-pin Serial Wire Debug interface
- · 1-pin Serial Wire Viewer
- · JTAG (programming only)
- Embedded Trace Macrocell (ETM)

Wide Operating Range

- 1.8 V to 3.8 V single power supply
- Integrated DC-DC, down to 1.8 V output with up to 200 mA load current for system
- Standard (-40 °C to 85 °C T_{AMB}) and Extended (-40 °C to 125 °C T_J) temperature grades available

Packages

- 7 mm × 7 mm QFN48
- 7 mm × 7 mm BGA125

Pre-Programmed UART Bootloader

· Full Software Support

- · CMSIS register definitions
- Low-power Hardware Abstraction Layer (HAL)
- · Portable software components
- Third-party middleware
- · Free and available example code

2. Ordering Information

Table 2.1. Ordering Information

Ordering Code	Flash (kB)	RAM (kB)	DC-DC Con- verter	GPIO	Package	Temp Range
EFM32PG12B500F1024GL125-B	1024	256	Yes	65	BGA125	-40 to +85
EFM32PG12B500F1024IL125-B	1024	256	Yes	65	BGA125	-40 to +125
EFM32PG12B500F1024GM48-B	1024	256	Yes	33	QFN48	-40 to +85
EFM32PG12B500F1024IM48-B	1024	256	Yes	33	QFN48	-40 to +125




Figure 2.1. OPN Decoder

3. System Overview

3.1 Introduction

The EFM32PG12 product family is well suited for any battery operated application as well as other systems requiring high performance and low energy consumption. This section gives a short introduction to the MCU system. The detailed functional description can be found in the EFM32PG12 Reference Manual.

A block diagram of the EFM32PG12 family is shown in Figure 3.1 Detailed EFM32PG12 Block Diagram on page 3. The diagram shows a superset of features available on the family, which vary by OPN. For more information about specific device features, consult Ordering Information.




Figure 3.1. Detailed EFM32PG12 Block Diagram

3.2 Power

The EFM32PG12 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. An optional integrated DC-DC buck regulator can be utilized to further reduce the current consumption. The DC-DC regulator requires one external inductor and one external capacitor.

The EFM32PG12 device family includes support for internal supply voltage scaling, as well as two different power domains groups for peripherals. These enhancements allow for further supply current reductions and lower overall power consumption.

AVDD and VREGVDD need to be 1.8 V or higher for the MCU to operate across all conditions; however the rest of the system will operate down to 1.62 V, including the digital supply and I/O. This means that the device is fully compatible with 1.8 V components. Running from a sufficiently high supply, the device can use the DC-DC to regulate voltage not only for itself, but also for other PCB components, supplying up to a total of 200 mA.

3.2.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to turn off the power to unused RAM blocks, and it contains control registers for the DC-DC regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple supply voltages. It has multiple channels which can be programmed individually by the user to determine if a sensed supply has fallen below a chosen threshold.

3.2.2 DC-DC Converter

The DC-DC buck converter covers a wide range of load currents and provides up to 90% efficiency in energy modes EM0, EM1, EM2 and EM3, and can supply up to 200 mA to the device and surrounding PCB components. Protection features include programmable current limiting, short-circuit protection, and dead-time protection. The DC-DC converter may also enter bypass mode when the input voltage is too low for efficient operation. In bypass mode, the DC-DC input supply is internally connected directly to its output through a low resistance switch. Bypass mode also supports in-rush current limiting to prevent input supply voltage droops due to excessive output current transients.

3.2.3 Power Domains

The EFM32PG12 has two peripheral power domains for operation in EM2 and lower. If all of the peripherals in a peripheral power domain are configured as unused, the power domain for that group will be powered off in the low-power mode, reducing the overall current consumption of the device.

Table 3.1. Peripheral Power Subdomains

Peripheral Power Domain 1	Peripheral Power Domain 2
ACMP0	ACMP1
PCNT0	PCNT1
ADC0	PCNT2
LETIMER0	CSEN
LESENSE	DAC0
APORT	LEUART0
-	I2C0
-	I2C1
-	IDAC

3.3 General Purpose Input/Output (GPIO)

EFM32PG12 has up to 65 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

3.4 Clocking

3.4.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFM32PG12. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

3.4.2 Internal and External Oscillators

The EFM32PG12 supports two crystal oscillators and fully integrates four RC oscillators, listed below.

- · A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing reference for the MCU. Crystal frequencies in the range from 38 to 40 MHz are supported. An external clock source such as a TCXO can also be applied to the HFXO input for improved accuracy over temperature.
- A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.
- · An integrated high frequency RC oscillator (HFRCO) is available for the MCU system. The HFRCO employs fast startup at minimal energy consumption combined with a wide frequency range. When crystal accuracy is not required, it can be operated in free-running mode at a number of factory-calibrated frequencies. A digital phase-locked loop (DPLL) feature allows the HFRCO to achieve higher accuracy and stability by referencing other available clock sources such as LFXO and HFXO.
- · An integrated auxilliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC and the Serial Wire debug port with a wide frequency range.
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) can be used as a timing reference in low energy modes, when crystal accuracy is not required.
- · An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

3.5 Counters/Timers and PWM

3.5.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER 0 only.

3.5.2 Wide Timer/Counter (WTIMER)

WTIMER peripherals function just as TIMER peripherals, but are 32 bits wide. They keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each WTIMER is a 32-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the WTIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit WTIMER 0 only.

3.5.3 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes.

3.5.4 Low Energy Timer (LETIMER)

The unique LETIMER is a 16-bit timer that is available in energy mode EM2 Deep Sleep in addition to EM1 Sleep and EM0 Active. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Real Time Counter and Calendar (RTCC), and can be configured to start counting on compare matches from the RTCC.

3.5.5 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

3.5.6 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode guadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNn_S0IN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFRCO. The module may operate in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

3.5.7 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by PRS.

3.6 Communications and Other Digital Peripherals

3.6.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I²S

3.6.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUARTTM provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

3.6.3 Inter-Integrated Circuit Interface (I²C)

The I²C module provides an interface between the MCU and a serial I²C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I²C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

3.6.4 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality can be applied by the PRS. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

3.6.5 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface LESENSETM is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators, ADC, and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable finite state machine which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

3.7 Security Features

3.7.1 GPCRC (General Purpose Cyclic Redundancy Check)

The GPCRC module implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application.

3.7.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. EFM32PG12 devices support AES encryption and decryption with 128- or 256-bit keys, ECC over both GF(P) and GF(2^m), and SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported block cipher modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, GCM, CBC-MAC, GMAC and CCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO module allows fast processing of GCM (AES), ECC and SHA with little CPU intervention. CRYPTO also provides trigger signals for DMA read and write operations.

3.7.3 True Random Number Generator (TRNG)

The TRNG module is a non-deterministic random number generator based on a full hardware solution. The TRNG is validated with NIST800-22 and AIS-31 test suites as well as being suitable for FIPS 140-2 certification (for the purposes of cryptographic key generation).

3.7.4 Security Management Unit (SMU)

The Security Management Unit (SMU) allows software to set up fine-grained security for peripheral access, which is not possible in the Memory Protection Unit (MPU). Peripherals may be secured by hardware on an individual basis, such that only priveleged accesses to the peripheral's register interface will be allowed. When an access fault occurs, the SMU reports the specific peripheral involved and can optionally generate an interrupt.

3.8 Analog

3.8.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to many analog modules on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

3.8.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

3.8.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

3.8.4 Capacitive Sense (CSEN)

The CSEN module is a dedicated Capacitive Sensing block for implementing touch-sensitive user interface elements such a switches and sliders. The module can be configured to take measurements on a single port pin or scan through multiple pins and store results to memory through DMA. Several channels can also be shorted together to measure the combined capacitance or implement wake-ontouch from very low energy modes. Hardware includes a digital accumulator and an averaging filter, as well as digital threshold comparators to reduce software overhead.

3.8.5 Digital to Analog Current Converter (IDAC)

The Digital to Analog Current Converter can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The full-scale current is programmable between 0.05 µA and 64 µA with several ranges consisting of various step sizes.

3.8.6 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksps, 12-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per singleended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

3.8.7 Operational Amplifiers

The three opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas. With flexible built-in programming for gain and interconnection they can be configured to support multiple common opamp functions. All pins are also available externally for filter configurations. Each opamp has a rail to rail input and a rail to rail output. They can be used in conjunction with the VDAC module or in stand-alone configurations. The opamps save energy, PCB space, and cost as compared with standalone opamps because they are integrated on-chip.

3.9 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFM32PG12. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

3.10 Core and Memory

3.10.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M4 RISC processor with FPU achieving 1.25 Dhrystone MIPS/MHz
- Memory Protection Unit (MPU) supporting up to 8 memory segments
- Embedded Trace Macrocell (ETM) for real-time trace and debug
- · Up to 1024 kB flash program memory
 - · Dual-bank memory with read-while-write support
- Up to 256 kB RAM data memory
- Configuration and event handling of all modules
- · 2-pin Serial-Wire debug interface

3.10.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

3.10.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller allows the system to perform memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling sophisticated operations to be implemented.

3.11 Memory Map

The EFM32PG12 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.




Figure 3.2. EFM32PG12 Memory Map — Core Peripherals and Code Space




Figure 3.3. EFM32PG12 Memory Map — Peripherals

3.12 Configuration Summary

The features of the EFM32PG12 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

Table 3.2. Configuration Summary

Module	Configuration	Pin Connections
USART0	IrDA SmartCard	US0_TX, US0_RX, US0_CLK, US0_CS
USART1	IrDA I ² S SmartCard	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	IrDA SmartCard	US2_TX, US2_RX, US2_CLK, US2_CS
USART3	IrDA I ² S SmartCard	US3_TX, US3_RX, US3_CLK, US3_CS
TIMER0	with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	-	TIM1_CC[3:0]
WTIMER0	with DTI	WTIM0_CC[2:0], WTIM0_CDTI[2:0]
WTIMER1	-	WTIM1_CC[3:0]

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T_{AMB} =25 °C and V_{DD} = 3.3 V, by production test and/or technology characterization.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

Refer to 4.1.2.1 General Operating Conditions for more details about operational supply and temperature limits.

4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.1. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Storage temperature range	T _{STG}		-50	_	150	°C
Voltage on any supply pin	V_{DDMAX}		-0.3	_	3.8	V
Voltage ramp rate on any supply pin	V _{DDRAMPMAX}		_	_	1	V / µs
DC voltage on any GPIO pin	V _{DIGPIN}	5V tolerant GPIO pins ¹	-0.3	_	Min of 5.25 and IOVDD +2	V
		Non-5V tolerant GPIO pins	-0.3	_	IOVDD+0.3	V
Voltage on HFXO pins	V _{HFXOPIN}		-0.3	_	1.4	V
Total current into VDD power lines	I _{VDDMAX}	Source	_	_	200	mA
Total current into VSS	I _{VSSMAX}	Sink	_	_	200	mA
ground lines		Sink	_	_	200	mA
Current per I/O pin	I _{IOMAX}	Sink	_	_	50	mA
		Source	_	_	50	mA
Current for all I/O pins	I _{IOALLMAX}	Sink	_	_	200	mA
		Source	_	_	200	mA
Junction temperature	TJ	-G grade devices	-40	_	105	°C
		-I grade devices	-40	_	125	°C

Note:

1. When a GPIO pin is routed to the analog module through the APORT, the maximum voltage = IOVDD.

4.1.2 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- · VREGVDD must be the highest voltage in the system
- VREGVDD = AVDD
- DVDD ≤ AVDD
- IOVDD ≤ AVDD

4.1.2.1 General Operating Conditions

Table 4.2. General Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating ambient tempera-	T _A	-G temperature grade	-40	25	85	°C
ture range		-I temperature grade, 5 degrees of device self-heating ⁵	-40	25	120	°C
AVDD supply voltage ³	V _{AVDD}		1.8	3.3	3.8	V
VREGVDD operating supply	V _{VREGVDD}	DCDC in regulation	2.4	3.3	3.8	V
voltage ³ 1		DCDC in bypass 50mA load	1.8	3.3	3.8	V
		DCDC not in use. DVDD externally shorted to VREGVDD	1.8	3.3	3.8	V
VREGVDD current	I _{VREGVDD}	DCDC in bypass, T _{amb} ≤ 85 °C	_	_	200	mA
		DCDC in bypass, T _{amb} > 85 °C	_	_	100	mA
DVDD operating supply voltage	V _{DVDD}		1.62	_	V _{VREGVDD}	V
IOVDD operating supply voltage (All IOVDD pins)	V _{IOVDD}		1.62	_	V _{VREGVDD}	V
DECOUPLE output capacitor ⁴	C _{DECOUPLE}		0.75	1.0	2.75	μF
Difference between AVDD and VREGVDD, ABS(AVDD-VREGVDD) ²	dV_{DD}		_	_	0.1	V
Core clock frequency	f _{CORE}	FWAIT = 1, VSCALE2	_	_	40	MHz
		FWAIT = 0, VSCALE0	_	_	20	MHz

- 1. The minimum voltage required in bypass mode is calculated using R_{BYP} from the DCDC specification table. Requirements for other loads can be calculated as $V_{DVDD\ min}+I_{LOAD}*R_{BYP\ max}$.
- 2. AVDD and VREGVDD pins should be physically shorted.
- 3. VREGVDD must be tied to AVDD. Both VREGVDD and AVDD minimum voltages must be satisfied for the part to operate. .
- 4. The system designer should consult the characteristic specs of the capacitor used on DECOUPLE to ensure its capacitance value stays within the specified bounds across temperature and DC bias.
- 5. The maximum limit on T_A may be higher or lower due to device self-heating, which depends on the power dissipation of the specific application. T_A (max) = T_J (max) (THETA $_{JA}$ x PowerDissipation). Refer to the Absolute Maximum Ratings table and the Thermal Characteristics table for T_J and THETA $_{JA}$.

4.1.3 Thermal Characteristics

Table 4.3. Thermal Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance	THETA _{JA}	QFN48 Package, 2-Layer PCB, Air velocity = 0 m/s	_	75.7	_	°C/W
		QFN48 Package, 2-Layer PCB, Air velocity = 1 m/s	_	61.5	_	°C/W
		QFN48 Package, 2-Layer PCB, Air velocity = 2 m/s	_	55.4	_	°C/W
		QFN48 Package, 4-Layer PCB, Air velocity = 0 m/s	_	30.2	_	°C/W
		QFN48 Package, 4-Layer PCB, Air velocity = 1 m/s	_	26.3	_	°C/W
		QFN48 Package, 4-Layer PCB, Air velocity = 2 m/s	_	24.9	_	°C/W
		BGA125 Package, 2-Layer PCB, Air velocity = 0 m/s	_	90.7	_	°C/W
		BGA125 Package, 2-Layer PCB, Air velocity = 1 m/s	_	73.7	_	°C/W
		BGA125 Package, 2-Layer PCB, Air velocity = 2 m/s	_	66.4	_	°C/W
		BGA125 Package, 4-Layer PCB, Air velocity = 0 m/s	_	45	_	°C/W
		BGA125 Package, 4-Layer PCB, Air velocity = 1 m/s	_	39.6	_	°C/W
		BGA125 Package, 4-Layer PCB, Air velocity = 2 m/s	_	37.6	_	°C/W

4.1.4 DC-DC Converter

Test conditions: L_DCDC=4.7 μ H (Murata LQH3NPN4R7MM0L), C_DCDC=4.7 μ F (Samsung CL10B475KQ8NQNC), V_DCDC_I=3.3 V, V_DCDC_O=1.8 V, I_DCDC_LOAD=50 mA, Heavy Drive configuration, F_DCDC_LN=7 MHz, unless otherwise indicated.

Table 4.4. DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{DCDC_I}	Bypass mode, I _{DCDC_LOAD} = 50 mA	1.8	_	V _{VREGVDD} _	V
		Low noise (LN) mode, 1.8 V output, I _{DCDC_LOAD} = 100 mA, or Low power (LP) mode, 1.8 V output, I _{DCDC_LOAD} = 10 mA	TBD	_	VVREGVDD_ MAX	V
		Low noise (LN) mode, 1.8 V output, I _{DCDC_LOAD} = 200 mA	TBD	_	V _{VREGVDD} _	V
Output voltage programma- ble range ¹	V _{DCDC_O}		1.8	_	V _{VREGVDD}	V
Regulation DC accuracy	ACC _{DC}	Low Noise (LN) mode, 1.8 V target output	TBD	_	TBD	V
Regulation window ⁴	WIN _{REG}	Low Power (LP) mode, LPCMPBIASEMxx³ = 0, 1.8 V target output, I _{DCDC_LOAD} ≤ 75 μA	TBD	_	TBD	V
		Low Power (LP) mode, LPCMPBIASEMxx ³ = 3, 1.8 V target output, I _{DCDC_LOAD} ≤ 10 mA	TBD	_	TBD	V
Steady-state output ripple	V _R		_	3	_	mVpp
Output voltage under/over- shoot	V _{OV}	CCM Mode (LNFORCECCM ³ = 1), Load changes between 0 mA and 100 mA	_	_	TBD	mV
		DCM Mode (LNFORCECCM ³ = 0), Load changes between 0 mA and 10 mA	_	_	TBD	mV
		Overshoot during LP to LN CCM/DCM mode transitions compared to DC level in LN mode	_	200	_	mV
		Undershoot during BYP/LP to LN CCM (LNFORCECCM ³ = 1) mode transitions compared to DC level in LN mode	_	50	_	mV
		Undershoot during BYP/LP to LN DCM (LNFORCECCM ³ = 0) mode transitions compared to DC level in LN mode	_	125	_	mV
DC line regulation	V _{REG}	Input changes between V _{VREGVDD_MAX} and 2.4 V	_	0.1	_	%
DC load regulation	I _{REG}	Load changes between 0 mA and 100 mA in CCM mode	_	0.1	_	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max load current	I _{LOAD_MAX}	Low noise (LN) mode, Heavy Drive ² , T _{amb} ≤ 85 °C	_	_	TBD	mA
		Low noise (LN) mode, Heavy Drive ² , T _{amb} > 85 °C	_	_	TBD	mA
		Low noise (LN) mode, Medium Drive ²	_	_	TBD	mA
	Low noise (LN) mode, Light Drive ² Low power (LP) mode, LPCMPBIASEMxx ³ = 0 Low power (LP) mode, LPCMPBIASEMxx ³ = 3	Low noise (LN) mode, Light Drive ²	_	_	TBD	mA
			_	_	TBD	μA
			_	_	TBD	mA
DCDC nominal output capacitor ⁵	C _{DCDC}	25% tolerance	1	4.7	4.7	μF
DCDC nominal output inductor	L _{DCDC}	20% tolerance	4.7	4.7	4.7	μH
Resistance in Bypass mode	R _{BYP}		_	1.2	TBD	Ω

- 1. Due to internal dropout, the DC-DC output will never be able to reach its input voltage, V_{VREGVDD}.
- 2. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=NFETCNT=15.
- 3. In EMU_DCDCMISCCTRL register.
- 4. LP mode controller is a hysteretic controller that maintains the output voltage withinthe specified limits.
- 5. Output voltage under/over-shoot and regulation are specified with C_{DCDC} 4.7 μ F. Different control loop settings must be used if C_{DCDC} is lower than 4.7 μ F.

4.1.5 Current Consumption

4.1.5.1 Current Consumption 3.3 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = 3.3 V. T_{OP} = 25 °C. DCDC is off. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T_{OP} = 25 °C.

Table 4.5. Current Consumption 3.3 V without DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals disabled	I _{ACTIVE}	38.4 MHz crystal, CPU running while loop from flash ¹	_	126	_	μA/MHz
ableu		38 MHz HFRCO, CPU running Prime from flash	_	99	_	μA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	99	TBD	μA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	124	_	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	102	TBD	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	280	TBD	μA/MHz
Current consumption in EM0 mode with all peripherals dis-	I _{ACTIVE_VS}	19 MHz HFRCO, CPU running while loop from flash	_	88	_	μA/MHz
abled and voltage scaling enabled		1 MHz HFRCO, CPU running while loop from flash	_	234	_	μA/MHz
Current consumption in EM1	¹ ЕМ1	38.4 MHz crystal ¹	_	76	_	μΑ/MHz
mode with all peripherals disabled		38 MHz HFRCO	_	50	TBD	µA/MHz
		26 MHz HFRCO	_	52	TBD	µA/MHz
		1 MHz HFRCO	_	230	TBD	μΑ/MHz
Current consumption in EM1	I _{EM1_VS}	19 MHz HFRCO	_	47	_	µA/MHz
mode with all peripherals dis- abled and voltage scaling enabled		1 MHz HFRCO	_	193	_	μA/MHz
Current consumption in EM2 mode, with votage scaling	I _{EM2_VS}	Full 256 kB RAM retention and RTCC running from LFXO	_	2.9	_	μА
enabled.		Full 256 kB RAM retention and RTCC running from LFRCO	_	3.2	_	μA
		16 kB (1 bank) RAM retention and RTCC running from LFRCO ²	_	2.1	TBD	μА
Current consumption in EM3 mode, with voltage scaling enabled.	I _{EM3_VS}	Full 256 kB RAM retention and CRYOTIMER running from ULFR-CO	_	2.56	TBD	μА
Current consumption in EM4H mode, with voltage	I _{EM4H_VS}	128 byte RAM retention, RTCC running from LFXO	_	1.0	_	μА
scaling enabled.		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	0.45	_	μА
		128 byte RAM retention, no RTCC	_	0.43	TBD	μA
		-				-

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM4S mode	I _{EM4S}	No RAM retention, no RTCC	_	0.07	TBD	μA

- 1. CMU_HFXOCTRL_LOWPOWER=1.
- 2. CMU_LFRCOCTRL_ENVREF = 1, CMU_LFRCOCTRL_VREFUPDATE = 1

4.1.5.2 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = 1.8 V DC-DC output. T_{OP} = 25 °C. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T_{OP} = 25 °C.

Table 4.6. Current Consumption 3.3 V using DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals disabled, DCDC in Low Noise	I _{ACTIVE_DCM}	38.4 MHz crystal, CPU running while loop from flash ⁴	_	86	_	μA/MHz
DCM mode ² .		38 MHz HFRCO, CPU running Prime from flash	_	70	_	μA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	70	_	μA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	85	_	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash		77	_	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	636	_	μA/MHz
Current consumption in EM0 mode with all peripherals dis-	I _{ACTIVE_CCM}	38.4 MHz crystal, CPU running while loop from flash ⁴	_	96	_	μA/MHz
abled, DCDC in Low Noise CCM mode ¹ .		38 MHz HFRCO, CPU running Prime from flash	_	81	_	μA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	82	_	μA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	95	_	μΑ/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	95	_	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	1155	_	μA/MHz
Current consumption in EM0 mode with all peripherals dis-	I _{ACTIVE_LPM}	38.4 MHz crystal, CPU running while loop from flash ⁴	_	80	_	μA/MHz
abled, DCDC in LP mode ³ .		38 MHz HFRCO, CPU running Prime from flash	_	64	_	μA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	64	_	μΑ/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	79	_	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	66	_	μΑ/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	224	_	μA/MHz
Current consumption in EM0 mode with all peripherals dis-	I _{ACTIVE_CCM_VS}	19 MHz HFRCO, CPU running while loop from flash	_	101	_	μΑ/MHz
abled and voltage scaling enabled, DCDC in Low Noise CCM mode ¹ .		1 MHz HFRCO, CPU running while loop from flash	_	1128	_	μA/MHz

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals dis-	I _{ACTIVE_LPM_VS}	19 MHz HFRCO, CPU running while loop from flash	_	58	_	μA/MHz
abled and voltage scaling enabled, DCDC in LP mode ³ .		1 MHz HFRCO, CPU running while loop from flash	_	196	_	μA/MHz
Current consumption in EM1 mode with all peripherals dis-	I _{EM1_DCM}	38.4 MHz crystal ⁴	_	56	_	μA/MHz
abled, DCDC in Low Noise		38 MHz HFRCO	_	41	_	μA/MHz
DCM mode ² .		26 MHz HFRCO	_	48	_	μA/MHz
		1 MHz HFRCO	_	610	_	μA/MHz
Current consumption in EM1	I _{EM1_LPM}	38.4 MHz crystal ⁴	_	49	_	μA/MHz
mode with all peripherals disabled, DCDC in Low Power		38 MHz HFRCO	_	33	_	μA/MHz
mode ³ .		26 MHz HFRCO	_	35	_	μA/MHz
		1 MHz HFRCO	_	193	_	μA/MHz
Current consumption in EM1	I _{EM1_DCM_VS}	19 MHz HFRCO	_	52	_	μA/MHz
mode with all peripherals disabled and voltage scaling enabled, DCDC in Low Noise DCM mode ² .		1 MHz HFRCO	_	587	_	μΑ/MHz
Current consumption in EM1	I _{EM1_LPM_VS}	19 MHz HFRCO	_	32	_	μA/MHz
mode with all peripherals disabled and voltage scaling enabled. DCDC in LP mode ³ .		1 MHz HFRCO	_	170	_	μΑ/MHz
Current consumption in EM2 mode, with votage scaling	I _{EM2_VS}	Full 256 kB RAM retention and RTCC running from LFXO	_	2.1	_	μА
enabled, DCDC in LP mode.		Full 256 kB RAM retention and RTCC running from LFRCO	_	2.2	_	μА
		16 kB (1 bank) RAM retention and RTCC running from LFRCO ⁵	_	1.5	_	μА
Current consumption in EM3 mode, with voltage scaling enabled.	I _{EM3_VS}	Full 256 kB RAM retention and CRYOTIMER running from ULFR-CO	_	1.81	_	μА
Current consumption in EM4H mode, with voltage scaling enabled.	I _{EM4H_VS}	128 byte RAM retention, RTCC running from LFXO	_	0.69	_	μА
		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	0.39	_	μА
		128 byte RAM retention, no RTCC	_	0.39	_	μA
Current consumption in EM4S mode	I _{EM4S}	No RAM retention, no RTCC	_	0.06	_	μА

- 1. DCDC Low Noise CCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=6.4 MHz (RCOBAND=4), ANASW=DVDD.
- $2.\, DCDC\,\, Low\,\, Noise\,\, DCM\,\, Mode\,\, =\,\, Light\,\, Drive\,\, (PFETCNT=NFETCNT=3),\,\, F=3.0\,\, MHz\,\, (RCOBAND=0),\,\, ANASW=DVDD.$
- 3. DCDC Low Power Mode = Medium Drive (PFETCNT=NFETCNT=7), LPOSCDIV=1, LPCMPBIASEM234H=0, LPCLIMILIM-SEL=1, ANASW=DVDD.
- 4. CMU_HFXOCTRL_LOWPOWER=1.
- 5. CMU_LFRCOCTRL_ENVREF = 1, CMU_LFRCOCTRL_VREFUPDATE = 1

4.1.5.3 Current Consumption 1.8 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = 1.8 V. T_{OP} = 25 °C. DCDC is off. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T_{OP} = 25 °C.

Table 4.7. Current Consumption 1.8 V without DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals disabled	IACTIVE	38.4 MHz crystal, CPU running while loop from flash ¹	_	126	_	μA/MHz
		38 MHz HFRCO, CPU running Prime from flash	_	99	_	μA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	99	_	μΑ/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	124	_	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	102	_	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	277	_	μA/MHz
Current consumption in EM0 mode with all peripherals disabled and voltage scaling enabled	IACTIVE_VS	19 MHz HFRCO, CPU running while loop from flash	_	87	_	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	231	_	μΑ/MHz
Current consumption in EM1	Іем1	38.4 MHz crystal ¹	_	76	_	μA/MHz
mode with all peripherals disabled		38 MHz HFRCO	_	50	_	μA/MHz
		26 MHz HFRCO	_	52	_	μA/MHz
		1 MHz HFRCO	_	227	_	μA/MHz
Current consumption in EM1 mode with all peripherals disabled and voltage scaling enabled	I _{EM1_VS}	19 MHz HFRCO	_	47	_	μA/MHz
		1 MHz HFRCO	_	190	_	μΑ/MHz
Current consumption in EM2 mode, with votage scaling enabled.	I _{EM2_VS}	Full 256 kB RAM retention and RTCC running from LFXO	_	2.8	_	μА
		Full 256 kB RAM retention and RTCC running from LFRCO	_	3.0	_	μА
		16 kB (1 bank) RAM retention and RTCC running from LFRCO ²	_	1.9	_	μA
Current consumption in EM3 mode, with voltage scaling enabled.	I _{EM3_VS}	Full 256 kB RAM retention and CRYOTIMER running from ULFR-CO	_	2.47	_	μА
Current consumption in EM4H mode, with voltage scaling enabled.	I _{EM4H_VS}	128 byte RAM retention, RTCC running from LFXO	_	0.91	_	μА
		128 byte RAM retention, CRYO- TIMER running from ULFRCO		0.35		μА
		128 byte RAM retention, no RTCC		0.35	_	μA
Current consumption in EM4S mode	I _{EM4S}	no RAM retention, no RTCC	_	0.04	_	μА

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Note:						
1. CMU HFXOCTRL L	.OWPOWER=1.					

- 2. CMU_LFRCOCTRL_ENVREF = 1, CMU_LFRCOCTRL_VREFUPDATE = 1

4.1.6 Wake Up Times

Table 4.8. Wake Up Times

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Wakeup time from EM1	t _{EM1_WU}		_	3	_	AHB Clocks
Wake up from EM2	t _{EM2_WU}	Code execution from flash	_	10.1	_	μs
		Code execution from RAM	_	3.2	_	μs
Wake up from EM3	t _{EM3_WU}	Code execution from flash	_	10.1	_	μs
		Code execution from RAM	_	3.2	_	μs
Wake up from EM4H ¹	t _{EM4H_WU}	Executing from flash	_	80	_	μs
Wake up from EM4S ¹	t _{EM4S_WU}	Executing from flash	_	291	_	μs
Time from release of reset source to first instruction execution.	t _{RESET}	Soft Pin Reset released	_	43	_	μs
		Any other reset released	_	350	_	μs
Power mode scaling time	tscale	VSCALE0 to VSCALE2, HFCLK = 19 MHz ³		31.8	_	μs
		VSCALE2 to VSCALE0, HFCLK = 19 MHz ²	_	4.3	_	μs

- 1. Time from wakeup request until first instruction is executed. Wakeup results in device reset.
- 2. Scaling down from VSCALE2 to VSCALE0 requires approximately 2.8 µs + 29 HFCLKs.
- 3. Scaling up from VSCALE0 to VSCALE2 requires approximately 30.3 µs + 28 HFCLKs.

4.1.7 Brown Out Detector (BOD)

Table 4.9. Brown Out Detector (BOD)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DVDD BOD threshold	V _{DVDDBOD}	DVDD rising	_	_	TBD	V
		DVDD falling (EM0/EM1)	TBD	_	_	V
		DVDD falling (EM2/EM3)	TBD	_	_	V
DVDD BOD hysteresis	V _{DVDDBOD_HYST}		_	18	_	mV
DVDD BOD response time	t _{DVDDBOD_DELAY}	Supply drops at 0.1V/µs rate	_	2.4	_	μs
AVDD BOD threshold	V _{AVDDBOD}	AVDD rising	_	_	TBD	V
		AVDD falling (EM0/EM1)	TBD	_	_	V
		AVDD falling (EM2/EM3)	TBD	_	_	V
AVDD BOD hysteresis	V _{AVDDBOD_HYST}		_	20	_	mV
AVDD BOD response time	tavddbod_delay	Supply drops at 0.1V/µs rate	_	2.4	_	μs
EM4 BOD threshold	V _{EM4DBOD}	AVDD rising	_	_	TBD	V
		AVDD falling	TBD	_	_	V
EM4 BOD hysteresis	V _{EM4BOD_HYST}		_	25	_	mV
EM4 BOD response time	t _{EM4BOD_DELAY}	Supply drops at 0.1V/µs rate	_	300	_	μs