



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# EFR32xG13 Wireless Gecko Reference Manual




The Wireless Gecko portfolio of SoCs (EFR32) include Mighty Gecko (EFR32MG13), Blue Gecko (EFR32BG13), and Flex Gecko (EFR32FG13) families. With support for Zigbee®, Thread, Bluetooth Low Energy (BLE) and proprietary protocols, the Wireless Gecko portfolio is ideal for enabling energy-friendly wireless networking for IoT devices.

The single-die solution provides industry-leading energy efficiency, ultra-fast wakeup times, a scalable high-power amplifier, an integrated balun and no-compromise MCU features.

### KEY FEATURES

- 32-bit ARM® Cortex-M4 core with 40 MHz maximum operating frequency
- Scalable Memory and Radio configuration options available in several footprint compatible QFN packages
- 12-channel Peripheral Reflex System enabling autonomous interaction of MCU peripherals
- Autonomous Hardware Crypto Accelerator and True Random Number Generator
- Integrated balun for 2.4 GHz and integrated PA with up to 19 dBm transmit power for 2.4 GHz and 20 dBm transmit power for Sub-GHz radios
- Integrated DC-DC with RF noise mitigation



# Table of Contents

<b>1. About This Document</b>	<b>28</b>
1.1 Introduction	.28
1.2 Conventions	.28
1.3 Related Documentation	.29
<b>2. System Overview</b>	<b>30</b>
2.1 Introduction	.30
2.2 Block Diagrams	.31
2.3 MCU Features Overview	.32
2.4 Oscillators and Clocks	.34
2.5 RF Frequency Synthesizer	.34
2.6 Modulation Modes	.34
2.7 Transmit Mode	.35
2.8 Receive Mode	.35
2.9 Data Buffering	.35
2.10 Unbuffered Data Transfer	.35
2.11 Frame Format Support	.36
2.12 Hardware CRC Support	.36
2.13 Convolutional Encoding / Decoding	.36
2.14 Binary Block Encoding / Decoding	.36
2.15 Data Encryption and Authentication	.37
2.16 Timers	.38
2.17 RF Test Modes	.38
<b>3. System Processor</b>	<b>39</b>
3.1 Introduction	.39
3.2 Features	.40
3.3 Functional Description	.40
3.3.1 Interrupt Operation	.41
3.3.2 Interrupt Request Lines (IRQ)	.42
<b>4. Memory and Bus System</b>	<b>44</b>
4.1 Introduction	.45
4.2 Functional Description	.46
4.2.1 Peripheral Non-Word Access Behavior	.48
4.2.2 Bit-banding	.48
4.2.3 Peripheral Bit Set and Clear	.49
4.2.4 Peripherals	.50
4.2.5 Bus Matrix	.51
4.3 Access to Low Energy Peripherals (Asynchronous Registers)	.54

4.3.1	Writing	.55
4.3.2	Reading	.57
4.3.3	FREEZE Register	.57
4.4	Flash	.57
4.5	SRAM	.58
4.6	DI Page Entry Map	.59
4.7	DI Page Entry Description	.61
4.7.1	CAL - CRC of DI-page and calibration temperature	.61
4.7.2	EXTINFO - External Component description	.62
4.7.3	EUI48L - EUI48 OUI and Unique identifier	.63
4.7.4	EUI48H - OUI	.63
4.7.5	CUSTOMINFO - Custom information	.63
4.7.6	MEMINFO - Flash page size and misc. chip information	.64
4.7.7	UNIQUEL - Low 32 bits of device unique number	.65
4.7.8	UNIQUEH - High 32 bits of device unique number	.65
4.7.9	MSIZE - Flash and SRAM Memory size in kB	.65
4.7.10	PART - Part description	.66
4.7.11	DEVINFOREV - Device information page revision	.68
4.7.12	EMUTEMP - EMU Temperature Calibration Information	.68
4.7.13	ADC0CAL0 - ADC0 calibration register 0	.69
4.7.14	ADC0CAL1 - ADC0 calibration register 1	.70
4.7.15	ADC0CAL2 - ADC0 calibration register 2	.71
4.7.16	ADC0CAL3 - ADC0 calibration register 3	.71
4.7.17	HFRCCAL0 - HFRCO Calibration Register (4 MHz)	.72
4.7.18	HFRCCAL3 - HFRCO Calibration Register (7 MHz)	.73
4.7.19	HFRCCAL6 - HFRCO Calibration Register (13 MHz)	.74
4.7.20	HFRCCAL7 - HFRCO Calibration Register (16 MHz)	.75
4.7.21	HFRCCAL8 - HFRCO Calibration Register (19 MHz)	.76
4.7.22	HFRCCAL10 - HFRCO Calibration Register (26 MHz)	.77
4.7.23	HFRCCAL11 - HFRCO Calibration Register (32 MHz)	.78
4.7.24	HFRCCAL12 - HFRCO Calibration Register (38 MHz)	.79
4.7.25	AUXHFRCCAL0 - AUXHFRCO Calibration Register (4 MHz)	.80
4.7.26	AUXHFRCCAL3 - AUXHFRCO Calibration Register (7 MHz)	.81
4.7.27	AUXHFRCCAL6 - AUXHFRCO Calibration Register (13 MHz)	.82
4.7.28	AUXHFRCCAL7 - AUXHFRCO Calibration Register (16 MHz)	.83
4.7.29	AUXHFRCCAL8 - AUXHFRCO Calibration Register (19 MHz)	.84
4.7.30	AUXHFRCCAL10 - AUXHFRCO Calibration Register (26 MHz)	.85
4.7.31	AUXHFRCCAL11 - AUXHFRCO Calibration Register (32 MHz)	.86
4.7.32	AUXHFRCCAL12 - AUXHFRCO Calibration Register (38 MHz)	.87
4.7.33	VMONCAL0 - VMON Calibration Register 0	.88
4.7.34	VMONCAL1 - VMON Calibration Register 1	.89
4.7.35	VMONCAL2 - VMON Calibration Register 2	.90
4.7.36	IDAC0CAL0 - IDAC0 Calibration Register 0	.91
4.7.37	IDAC0CAL1 - IDAC0 Calibration Register 1	.92
4.7.38	DCDCLNVCTRL0 - DCDC Low-noise VREF Trim Register 0	.92
4.7.39	DCDCLPVCTRL0 - DCDC Low-power VREF Trim Register 0	.93
4.7.40	DCDCLPVCTRL1 - DCDC Low-power VREF Trim Register 1	.94

4.7.41	DCDCLPVCTRL2 - DCDC Low-power VREF Trim Register 2 . . . . .	.95
4.7.42	DCDCLPVCTRL3 - DCDC Low-power VREF Trim Register 3 . . . . .	.96
4.7.43	DCDCLPCMPHYSSEL0 - DCDC LPCMPHYSSEL Trim Register 0 . . . . .	.96
4.7.44	DCDCLPCMPHYSSEL1 - DCDC LPCMPHYSSEL Trim Register 1 . . . . .	.97
4.7.45	VDAC0MAINCAL - VDAC0 Cals for Main Path . . . . .	.98
4.7.46	VDAC0ALTCAL - VDAC0 Cals for Alternate Path . . . . .	.99
4.7.47	VDAC0CH1CAL - VDAC0 CH1 Error Cal . . . . .	100
4.7.48	OPA0CAL0 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=1 . . . . .	101
4.7.49	OPA0CAL1 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=1 . . . . .	102
4.7.50	OPA0CAL2 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=1 . . . . .	103
4.7.51	OPA0CAL3 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=1 . . . . .	104
4.7.52	OPA1CAL0 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=1 . . . . .	105
4.7.53	OPA1CAL1 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=1 . . . . .	106
4.7.54	OPA1CAL2 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=1 . . . . .	107
4.7.55	OPA1CAL3 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=1 . . . . .	108
4.7.56	OPA2CAL0 - OPA2 Calibration Register for DRIVESTRENGTH 0, INCBW=1 . . . . .	109
4.7.57	OPA2CAL1 - OPA2 Calibration Register for DRIVESTRENGTH 1, INCBW=1 . . . . .	110
4.7.58	OPA2CAL2 - OPA2 Calibration Register for DRIVESTRENGTH 2, INCBW=1 . . . . .	111
4.7.59	OPA2CAL3 - OPA2 Calibration Register for DRIVESTRENGTH 3, INCBW=1 . . . . .	112
4.7.60	CSENGAINCAL - Cap Sense Gain Adjustment . . . . .	113
4.7.61	OPA0CAL4 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=0 . . . . .	114
4.7.62	OPA0CAL5 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=0 . . . . .	115
4.7.63	OPA0CAL6 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=0 . . . . .	116
4.7.64	OPA0CAL7 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=0 . . . . .	117
4.7.65	OPA1CAL4 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=0 . . . . .	118
4.7.66	OPA1CAL5 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=0 . . . . .	119
4.7.67	OPA1CAL6 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=0 . . . . .	120
4.7.68	OPA1CAL7 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=0 . . . . .	121
4.7.69	OPA2CAL4 - OPA2 Calibration Register for DRIVESTRENGTH 0, INCBW=0 . . . . .	122
4.7.70	OPA2CAL5 - OPA2 Calibration Register for DRIVESTRENGTH 1, INCBW=0 . . . . .	123
4.7.71	OPA2CAL6 - OPA2 Calibration Register for DRIVESTRENGTH 2, INCBW=0 . . . . .	124
4.7.72	OPA2CAL7 - OPA2 Calibration Register for DRIVESTRENGTH 3, INCBW=0 . . . . .	125

<b>5. Serial Flash . . . . .</b>	<b>126</b>
5.1 Introduction. . . . .	126
5.2 Features. . . . .	126
5.3 Functional Description . . . . .	127
5.3.1 Memory Organization . . . . .	128
5.3.2 Serial Interface . . . . .	129
5.3.3 Instruction Set. . . . .	133
5.3.4 Registers . . . . .	133
5.3.5 Reading Memory . . . . .	137
5.3.6 Programming and Erasing Memory. . . . .	138
5.3.7 Write Protection . . . . .	143
5.3.8 Security Information Row and Unique ID . . . . .	144
5.3.9 Power Down . . . . .	147
5.3.10 Software Reset . . . . .	147

<b>6. Radio Transceiver</b>	<b>149</b>
6.1 Introduction.	150
<b>7. DBG - Debug Interface</b>	<b>151</b>
7.1 Introduction.	151
7.2 Features.	151
7.3 Functional Description	151
7.3.1 Debug Pins.	152
7.3.2 Embedded Trace Macrocell V3.5 (ETM)	152
7.3.3 Debug and EM2 Deep Sleep/EM3 Stop	152
7.3.4 Authentication Access Point	152
7.3.5 Debug Lock	153
7.3.6 AAP Lock	153
7.3.7 Debugger Reads of Actionable Registers	154
7.3.8 Debug Recovery	154
7.4 Register Map	154
7.5 Register Description.	155
7.5.1 AAP_CMD - Command Register	155
7.5.2 AAP_CMDKEY - Command Key Register	155
7.5.3 AAP_STATUS - Status Register	156
7.5.4 AAP_CTRL - Control Register	156
7.5.5 AAP_CRCCMD - CRC Command Register	157
7.5.6 AAP_CRCSTATUS - CRC Status Register	157
7.5.7 AAP_CRCADDR - CRC Address Register	158
7.5.8 AAP_CRCRESULT - CRC Result Register	158
7.5.9 AAP_IDR - AAP Identification Register	159
<b>8. MSC - Memory System Controller</b>	<b>160</b>
8.1 Introduction.	160
8.2 Features.	161
8.3 Functional Description	162
8.3.1 User Data (UD) Page Description	162
8.3.2 Lock Bits (LB) Page Description.	163
8.3.3 Device Information (DI) Page	163
8.3.4 Bootloader	164
8.3.5 Device Revision	164
8.3.6 Post-reset Behavior	164
8.3.7 Flash Startup	165
8.3.8 Wait-states	165
8.3.9 Suppressed Conditional Branch Target Prefetch (SCBTP)	166
8.3.10 Cortex-M4 If-Then Block Folding	166
8.3.11 Instruction Cache	167
8.3.12 Low Voltage Flash Read	168
8.3.13 Erase and Write Operations.	168
8.4 Register Map	169
8.5 Register Description.	170

8.5.1	MSC_CTRL - Memory System Control Register . . . . .	170
8.5.2	MSC_READCTRL - Read Control Register . . . . .	171
8.5.3	MSC_WRITECTRL - Write Control Register . . . . .	172
8.5.4	MSC_WRITECMD - Write Command Register . . . . .	173
8.5.5	MSC_ADDRB - Page Erase/Write Address Buffer . . . . .	174
8.5.6	MSC_WDATA - Write Data Register . . . . .	174
8.5.7	MSC_STATUS - Status Register . . . . .	175
8.5.8	MSC_IF - Interrupt Flag Register . . . . .	176
8.5.9	MSC_IFS - Interrupt Flag Set Register . . . . .	177
8.5.10	MSC_IFC - Interrupt Flag Clear Register . . . . .	178
8.5.11	MSC_IEN - Interrupt Enable Register . . . . .	179
8.5.12	MSC_LOCK - Configuration Lock Register . . . . .	180
8.5.13	MSC_CACHECMD - Flash Cache Command Register . . . . .	181
8.5.14	MSC_CACHEHITS - Cache Hits Performance Counter . . . . .	181
8.5.15	MSC_CACHEMISSES - Cache Misses Performance Counter . . . . .	182
8.5.16	MSC_MASSLOCK - Mass Erase Lock Register . . . . .	183
8.5.17	MSC_STARTUP - Startup Control . . . . .	184
8.5.18	MSC_CMD - Command Register . . . . .	185
8.5.19	MSC_BOOTLOADERCTRL - Bootloader Read and Write Enable, Write Once Register . . . . .	185
8.5.20	MSC_AAPUNLOCKCMD - Software Unlock AAP Command Register . . . . .	186
8.5.21	MSC_CACHECONFIG0 - Cache Configuration Register 0 . . . . .	187
<b>9.</b>	<b>LDMA - Linked DMA Controller. . . . .</b>	<b>188</b>
9.1	Introduction. . . . .	188
9.1.1	Features . . . . .	189
9.2	Block Diagram. . . . .	190
9.3	Functional Description . . . . .	191
9.3.1	Channel Descriptor . . . . .	191
9.3.2	Channel Configuration . . . . .	196
9.3.3	Channel Select Configuration . . . . .	196
9.3.4	Starting a Transfer . . . . .	196
9.3.5	Managing Transfer Errors . . . . .	197
9.3.6	Arbitration . . . . .	197
9.3.7	Channel Descriptor Data Structure . . . . .	200
9.3.8	Interaction With the EMU . . . . .	202
9.3.9	Interrupts . . . . .	203
9.3.10	Debugging . . . . .	203
9.4	Examples . . . . .	203
9.4.1	Single Direct Register DMA Transfer . . . . .	203
9.4.2	Descriptor Linked List . . . . .	204
9.4.3	Single Descriptor Looped Transfer . . . . .	206
9.4.4	Descriptor List With Looping . . . . .	207
9.4.5	Simple Inter-Channel Synchronization. . . . .	208
9.4.6	2D Copy. . . . .	210
9.4.7	Ping-Pong . . . . .	212
9.4.8	Scatter-Gather . . . . .	213
9.5	Register Map . . . . .	214

9.6	Register Description . . . . .	215
9.6.1	LDMA_CTRL - DMA Control Register . . . . .	215
9.6.2	LDMA_STATUS - DMA Status Register . . . . .	216
9.6.3	LDMA_SYNC - DMA Synchronization Trigger Register (Single-Cycle RMW) . . . . .	217
9.6.4	LDMA_CHEN - DMA Channel Enable Register (Single-Cycle RMW) . . . . .	217
9.6.5	LDMA_CHBUSY - DMA Channel Busy Register . . . . .	218
9.6.6	LDMA_CHDONE - DMA Channel Linking Done Register (Single-Cycle RMW) . . . . .	218
9.6.7	LDMA_DBGHALT - DMA Channel Debug Halt Register . . . . .	219
9.6.8	LDMA_SWREQ - DMA Channel Software Transfer Request Register . . . . .	219
9.6.9	LDMA_REQDIS - DMA Channel Request Disable Register . . . . .	220
9.6.10	LDMA_REQPEND - DMA Channel Requests Pending Register . . . . .	220
9.6.11	LDMA_LINKLOAD - DMA Channel Link Load Register . . . . .	221
9.6.12	LDMA_REQCLEAR - DMA Channel Request Clear Register . . . . .	221
9.6.13	LDMA_IF - Interrupt Flag Register . . . . .	222
9.6.14	LDMA_IFS - Interrupt Flag Set Register . . . . .	222
9.6.15	LDMA_IFC - Interrupt Flag Clear Register . . . . .	223
9.6.16	LDMA_IEN - Interrupt Enable Register . . . . .	223
9.6.17	LDMA_CHx_REQSEL - Channel Peripheral Request Select Register . . . . .	224
9.6.18	LDMA_CHx_CFG - Channel Configuration Register . . . . .	227
9.6.19	LDMA_CHx_LOOP - Channel Loop Counter Register . . . . .	228
9.6.20	LDMA_CHx_CTRL - Channel Descriptor Control Word Register . . . . .	229
9.6.21	LDMA_CHx_SRC - Channel Descriptor Source Data Address Register . . . . .	232
9.6.22	LDMA_CHx_DST - Channel Descriptor Destination Data Address Register . . . . .	232
9.6.23	LDMA_CHx_LINK - Channel Descriptor Link Structure Address Register . . . . .	233
<b>10.</b>	<b>RMU - Reset Management Unit . . . . .</b>	<b>234</b>
10.1	Introduction . . . . .	234
10.2	Features . . . . .	234
10.3	Functional Description . . . . .	235
10.3.1	Reset Levels . . . . .	236
10.3.2	RMU_RSTCAUSE Register . . . . .	237
10.3.3	Power-On Reset (POR) . . . . .	238
10.3.4	Brown-Out Detector (BOD) . . . . .	238
10.3.5	RESETn Pin Reset. . . . .	239
10.3.6	Watchdog Reset . . . . .	239
10.3.7	Lockup Reset . . . . .	239
10.3.8	System Reset Request . . . . .	239
10.3.9	Reset State . . . . .	239
10.3.10	Register Reset Signals . . . . .	239
10.4	Register Map. . . . .	241
10.5	Register Description . . . . .	242
10.5.1	RMU_CTRL - Control Register . . . . .	242
10.5.2	RMU_RSTCAUSE - Reset Cause Register . . . . .	244
10.5.3	RMU_CMD - Command Register . . . . .	245
10.5.4	RMU_RST - Reset Control Register . . . . .	245
10.5.5	RMU_LOCK - Configuration Lock Register . . . . .	246
<b>11.</b>	<b>EMU - Energy Management Unit . . . . .</b>	<b>247</b>



11.1	Introduction	247
11.2	Features	248
11.3	Functional Description.	249
11.3.1	Energy Modes	250
11.3.2	Entering Low Energy Modes	254
11.3.3	Exiting a Low Energy Mode	256
11.3.4	Power Configurations	257
11.3.5	DC-to-DC Interface.	261
11.3.6	Analog Peripheral Power Selection	263
11.3.7	Digital LDO Power Selection	264
11.3.8	IOVDD Connection.	264
11.3.9	Voltage Scaling	265
11.3.10	EM23 Peripheral Retention Disable.	267
11.3.11	Brown Out Detector (BOD).	267
11.3.12	Voltage Monitor (VMON)	268
11.3.13	Powering Off SRAM Blocks	269
11.3.14	Temperature Sensor	269
11.3.15	Registers latched in EM4	270
11.3.16	Register Resets	270
11.4	Register Map.	271
11.5	Register Description	273
11.5.1	EMU_CTRL - Control Register	273
11.5.2	EMU_STATUS - Status Register	275
11.5.3	EMU_LOCK - Configuration Lock Register	277
11.5.4	EMU_RAM0CTRL - Memory Control Register	278
11.5.5	EMU_CMD - Command Register	279
11.5.6	EMU_EM4CTRL - EM4 Control Register	280
11.5.7	EMU_TEMPLIMITS - Temperature Limits for Interrupt Generation	281
11.5.8	EMU_TEMP - Value of Last Temperature Measurement	281
11.5.9	EMU_IF - Interrupt Flag Register	282
11.5.10	EMU_IFS - Interrupt Flag Set Register	284
11.5.11	EMU_IFC - Interrupt Flag Clear Register	286
11.5.12	EMU_IEN - Interrupt Enable Register	288
11.5.13	EMU_PWRLOCK - Regulator and Supply Lock Register	290
11.5.14	EMU_PWRCTRL - Power Control Register	291
11.5.15	EMU_DCDCCTRL - DCDC Control	292
11.5.16	EMU_DCDCMISCCTRL - DCDC Miscellaneous Control Register	293
11.5.17	EMU_DCDCZDETCTRL - DCDC Power Train NFET Zero Current Detector Control Register	295
11.5.18	EMU_DCDCCLIMCTRL - DCDC Power Train PFET Current Limiter Control Register	296
11.5.19	EMU_DCDCLNCOMPCTRL - DCDC Low Noise Compensator Control Register	297
11.5.20	EMU_DCDCLNVCTRL - DCDC Low Noise Voltage Register	298
11.5.21	EMU_DCDCLPVCTRL - DCDC Low Power Voltage Register	299
11.5.22	EMU_DCDCLPCTRL - DCDC Low Power Control Register	300
11.5.23	EMU_DCDCLNFREQCTRL - DCDC Low Noise Controller Frequency Control	301
11.5.24	EMU_DCDCSYNC - DCDC Read Status Register	301
11.5.25	EMU_VMONAVDDCTRL - VMON AVDD Channel Control	302

11.5.26	EMU_VMONALTAVDDCTRL - Alternate VMON AVDD Channel Control . . . . .	303
11.5.27	EMU_VMONDVDDCTRL - VMON DVDD Channel Control . . . . .	304
11.5.28	EMU_VMONIO0CTRL - VMON IOVDD0 Channel Control . . . . .	305
11.5.29	EMU_RAM1CTRL - Memory Control Register . . . . .	306
11.5.30	EMU_RAM2CTRL - Memory Control Register . . . . .	307
11.5.31	EMU_DCDCLPEM01CFG - Configuration Bits for Low Power Mode to Be Applied During EM01, This Field is Only Relevant If LP Mode is Used in EM01 . . . . .	308
11.5.32	EMU_EM23PERNORETAINCMD - Clears Corresponding Bits in EM23PERNORETAINSTATUS Unlocking Access to Peripheral . . . . .	309
11.5.33	EMU_EM23PERNORETAINSTATUS - Status Indicating If Peripherals Were Powered Down in EM23, Subsequently Locking Access to It . . . . .	311
11.5.34	EMU_EM23PERNORETAINCTRL - When Set Corresponding Peripherals May Get Powered Down in EM23 . . . . .	313

## **12. CMU - Clock Management Unit . . . . . 315**

12.1	Introduction . . . . .	315
12.2	Features . . . . .	315
12.3	Functional Description . . . . .	316
12.3.1	System Clocks . . . . .	317
12.3.2	Oscillators . . . . .	320
12.3.3	Configuration for Operating Frequencies . . . . .	338
12.3.4	Energy Modes . . . . .	339
12.3.5	Clock Output on a Pin. . . . .	340
12.3.6	Clock Input From a Pin . . . . .	340
12.3.7	Clock Output on PRS . . . . .	340
12.3.8	Error Handling . . . . .	340
12.3.9	Interrupts . . . . .	340
12.3.10	Wake-up. . . . .	341
12.3.11	Protection . . . . .	341
12.4	Register Map. . . . .	342
12.5	Register Description . . . . .	344
12.5.1	CMU_CTRL - CMU Control Register . . . . .	344
12.5.2	CMU_HFRCOCTRL - HFRCO Control Register . . . . .	346
12.5.3	CMU_AUXHFRCOCTRL - AUXHFRCO Control Register . . . . .	348
12.5.4	CMU_LFRCOCTRL - LFRCO Control Register . . . . .	349
12.5.5	CMU_HFXOCTRL - HFXO Control Register . . . . .	351
12.5.6	CMU_HFXOSTARTUPCTRL - HFXO Startup Control . . . . .	353
12.5.7	CMU_HFXOSTEADYSTATECTRL - HFXO Steady State Control . . . . .	354
12.5.8	CMU_HFXOTIMEOUTCTRL - HFXO Timeout Control . . . . .	355
12.5.9	CMU_LFXOCTRL - LFXO Control Register . . . . .	358
12.5.10	CMU_CALCTRL - Calibration Control Register . . . . .	360
12.5.11	CMU_CALCNT - Calibration Counter Register . . . . .	362
12.5.12	CMU_OSCENCMD - Oscillator Enable/Disable Command Register . . . . .	363
12.5.13	CMU_CMD - Command Register . . . . .	364
12.5.14	CMU_DBGCLKSEL - Debug Trace Clock Select . . . . .	365
12.5.15	CMU_HFCLKSEL - High Frequency Clock Select Command Register . . . . .	365
12.5.16	CMU_LFACLKSEL - Low Frequency A Clock Select Register . . . . .	366
12.5.17	CMU_LFBCLKSEL - Low Frequency B Clock Select Register . . . . .	366

12.5.18	CMU_LFECLKSEL - Low Frequency E Clock Select Register	367
12.5.19	CMU_STATUS - Status Register	368
12.5.20	CMU_HFCLKSTATUS - HFCLK Status Register	370
12.5.21	CMU_HFXOTRIMSTATUS - HFXO Trim Status	371
12.5.22	CMU_IF - Interrupt Flag Register	372
12.5.23	CMU_IFS - Interrupt Flag Set Register	374
12.5.24	CMU_IFC - Interrupt Flag Clear Register	376
12.5.25	CMU_IEN - Interrupt Enable Register	378
12.5.26	CMU_HFBUSCLKEN0 - High Frequency Bus Clock Enable Register 0	380
12.5.27	CMU_HFPERCLKEN0 - High Frequency Peripheral Clock Enable Register 0	381
12.5.28	CMU_HFRADIOALTCLKEN0 - High Frequency Alternate Radio Peripheral Clock Enable Register 0	382
12.5.29	CMU_LFACLKEN0 - Low Frequency a Clock Enable Register 0 (Async Reg)	382
12.5.30	CMU_LFBCLKEN0 - Low Frequency B Clock Enable Register 0 (Async Reg)	383
12.5.31	CMU_LFECLKEN0 - Low Frequency E Clock Enable Register 0 (Async Reg)	383
12.5.32	CMU_HFPRESC - High Frequency Clock Prescaler Register	384
12.5.33	CMU_HFCOREPRESC - High Frequency Core Clock Prescaler Register	385
12.5.34	CMU_HFPERPRESC - High Frequency Peripheral Clock Prescaler Register	385
12.5.35	CMU_HFRADIOPRESC - High Frequency Radio Peripheral Clock Prescaler Register	386
12.5.36	CMU_HFEXPPRESC - High Frequency Export Clock Prescaler Register	386
12.5.37	CMU_LFAPRESC0 - Low Frequency a Prescaler Register 0 (Async Reg)	387
12.5.38	CMU_LFBPRESC0 - Low Frequency B Prescaler Register 0 (Async Reg)	388
12.5.39	CMU_LFEPRESC0 - Low Frequency E Prescaler Register 0 (Async Reg)	389
12.5.40	CMU_HFRADIOALTPRESC - High Frequency Alternate Radio Peripheral Clock Prescaler Register	389
12.5.41	CMU_SYNCBUSY - Synchronization Busy Register	390
12.5.42	CMU_FREEZE - Freeze Register	393
12.5.43	CMU_PCNTCTRL - PCNT Control Register	394
12.5.44	CMU_ADCCTRL - ADC Control Register	395
12.5.45	CMU_ROUTEPEN - I/O Routing Pin Enable Register	396
12.5.46	CMU_ROUTELOC0 - I/O Routing Location Register	397
12.5.47	CMU_ROUTELOC1 - I/O Routing Location Register	398
12.5.48	CMU_LOCK - Configuration Lock Register	399

<b>13. SMU - Security Management Unit</b>	<b>400</b>
13.1 Introduction	400
13.2 Features	400
13.3 Functional Description	401
13.3.1 PPU - Peripheral Protection Unit	401
13.3.2 Programming Model	402
13.4 Register Map	403
13.5 Register Description	404
13.5.1 SMU_IF - Interrupt Flag Register	404
13.5.2 SMU_IFS - Interrupt Flag Set Register	404
13.5.3 SMU_IFC - Interrupt Flag Clear Register	405
13.5.4 SMU_IEN - Interrupt Enable Register	405
13.5.5 SMU_PPUCTRL - PPU Control Register	406
13.5.6 SMU_PPUPATD0 - PPU Privilege Access Type Descriptor 0	407

13.5.7	SMU_PPUPATD1 - PPU Privilege Access Type Descriptor 1	409
13.5.8	SMU_PPUFS - PPU Fault Status	411
<b>14.</b>	<b>RTCC - Real Time Counter and Calendar</b>	<b>413</b>
14.1	Introduction	413
14.2	Features	413
14.3	Functional Description	414
14.3.1	Counter	415
14.3.2	Capture/Compare Channels	419
14.3.3	Interrupts and PRS Output	421
14.3.4	Energy Mode Availability	422
14.3.5	Register Lock	422
14.3.6	Oscillator Failure Detection	422
14.3.7	Retention Registers	422
14.3.8	Debug Session	422
14.4	Register Map	423
14.5	Register Description	424
14.5.1	RTCC_CTRL - Control Register (Async Reg)	424
14.5.2	RTCC_PRECNT - Pre-Counter Value Register (Async Reg)	426
14.5.3	RTCC_CNT - Counter Value Register (Async Reg)	426
14.5.4	RTCC_COMBCNT - Combined Pre-Counter and Counter Value Register	427
14.5.5	RTCC_TIME - Time of Day Register (Async Reg)	428
14.5.6	RTCC_DATE - Date Register (Async Reg)	429
14.5.7	RTCC_IF - RTCC Interrupt Flags	430
14.5.8	RTCC_IFS - Interrupt Flag Set Register	431
14.5.9	RTCC_IFC - Interrupt Flag Clear Register	432
14.5.10	RTCC_IEN - Interrupt Enable Register	433
14.5.11	RTCC_STATUS - Status Register	434
14.5.12	RTCC_CMD - Command Register	434
14.5.13	RTCC_SYNCBUSY - Synchronization Busy Register	434
14.5.14	RTCC_POWERDOWN - Retention RAM Power-down Register (Async Reg)	435
14.5.15	RTCC_LOCK - Configuration Lock Register (Async Reg)	435
14.5.16	RTCC_EM4WUEN - Wake Up Enable	436
14.5.17	RTCC_CCx_CTRL - CC Channel Control Register (Async Reg)	437
14.5.18	RTCC_CCx_CCV - Capture/Compare Value Register (Async Reg)	439
14.5.19	RTCC_CCx_TIME - Capture/Compare Time Register (Async Reg)	440
14.5.20	RTCC_CCx_DATE - Capture/Compare Date Register (Async Reg)	441
14.5.21	RTCC_RETx_REG - Retention Register	441
<b>15.</b>	<b>WDOG - Watchdog Timer</b>	<b>442</b>
15.1	Introduction	442
15.2	Features	442
15.3	Functional Description	442
15.3.1	Clock Source	443
15.3.2	Debug Functionality	443
15.3.3	Energy Mode Handling	443
15.3.4	Register Access	443

15.3.5	Warning Interrupt	443
15.3.6	Window Interrupt	444
15.3.7	PRS as Watchdog Clear	445
15.3.8	PRS Rising Edge Monitoring	445
15.4	Register Map	446
15.5	Register Description	447
15.5.1	WDOG_CTRL - Control Register (Async Reg)	447
15.5.2	WDOG_CMD - Command Register (Async Reg)	450
15.5.3	WDOG_SYNCBUSY - Synchronization Busy Register	451
15.5.4	WDOGn_PCHx_PRSCTRL - PRS Control Register (Async Reg)	452
15.5.5	WDOG_IF - Watchdog Interrupt Flags	453
15.5.6	WDOG_IFS - Interrupt Flag Set Register	454
15.5.7	WDOG_IFC - Interrupt Flag Clear Register	455
15.5.8	WDOG_IEN - Interrupt Enable Register	456
<b>16.</b>	<b>PRS - Peripheral Reflex System</b>	<b>457</b>
16.1	Introduction	457
16.2	Features	457
16.3	Functional Description	458
16.3.1	Channel Functions	458
16.3.2	Producers	459
16.3.3	Consumers	460
16.3.4	Event on PRS	461
16.3.5	DMA Request on PRS	461
16.3.6	Example	462
16.4	Register Map	462
16.5	Register Description	463
16.5.1	PRS_SWPULSE - Software Pulse Register	463
16.5.2	PRS_SWLEVEL - Software Level Register	464
16.5.3	PRS_ROUTEPEN - I/O Routing Pin Enable Register	465
16.5.4	PRS_ROUTELOC0 - I/O Routing Location Register	466
16.5.5	PRS_ROUTELOC1 - I/O Routing Location Register	469
16.5.6	PRS_ROUTELOC2 - I/O Routing Location Register	471
16.5.7	PRS_CTRL - Control Register	473
16.5.8	PRS_DMAREQ0 - DMA Request 0 Register	474
16.5.9	PRS_DMAREQ1 - DMA Request 1 Register	475
16.5.10	PRS_PEEK - PRS Channel Values	476
16.5.11	PRS_CHx_CTRL - Channel Control Register	477
<b>17.</b>	<b>PCNT - Pulse Counter</b>	<b>483</b>
17.1	Introduction	483
17.2	Features	483
17.3	Functional Description	484
17.3.1	Pulse Counter Modes	484
17.3.2	Hysteresis	491
17.3.3	Auxiliary Counter	492

17.3.4	Triggered Compare and Clear . . . . .	493
17.3.5	Register Access. . . . .	494
17.3.6	Clock Sources . . . . .	494
17.3.7	Input Filter . . . . .	494
17.3.8	Edge Polarity . . . . .	495
17.3.9	PRS and PCNTn_S0IN,PCNTn_S1IN Inputs . . . . .	495
17.3.10	Interrupts . . . . .	495
17.3.11	Cascading Pulse Counters. . . . .	497
17.4	Register Map. . . . .	498
17.5	Register Description . . . . .	499
17.5.1	PCNTn_CTRL - Control Register (Async Reg) . . . . .	499
17.5.2	PCNTn_CMD - Command Register (Async Reg) . . . . .	503
17.5.3	PCNTn_STATUS - Status Register . . . . .	503
17.5.4	PCNTn_CNT - Counter Value Register . . . . .	504
17.5.5	PCNTn_TOP - Top Value Register . . . . .	504
17.5.6	PCNTn_TOPB - Top Value Buffer Register (Async Reg) . . . . .	505
17.5.7	PCNTn_IF - Interrupt Flag Register . . . . .	505
17.5.8	PCNTn_IFS - Interrupt Flag Set Register . . . . .	506
17.5.9	PCNTn_IFC - Interrupt Flag Clear Register . . . . .	507
17.5.10	PCNTn_IEN - Interrupt Enable Register . . . . .	508
17.5.11	PCNTn_ROUTELOC0 - I/O Routing Location Register . . . . .	509
17.5.12	PCNTn_FREEZE - Freeze Register . . . . .	511
17.5.13	PCNTn_SYNCBUSY - Synchronization Busy Register . . . . .	512
17.5.14	PCNTn_AUXCNT - Auxiliary Counter Value Register . . . . .	512
17.5.15	PCNTn_INPUT - PCNT Input Register . . . . .	513
17.5.16	PCNTn_OVSCFG - Oversampling Config Register (Async Reg) . . . . .	514
<b>18.</b>	<b>I2C - Inter-Integrated Circuit Interface. . . . .</b>	<b>515</b>
18.1	Introduction . . . . .	515
18.2	Features . . . . .	515
18.3	Functional Description . . . . .	516
18.3.1	I2C-Bus Overview . . . . .	517
18.3.2	Enable and Reset . . . . .	521
18.3.3	Safely Disabling and Changing Slave Configuration. . . . .	521
18.3.4	Clock Generation . . . . .	521
18.3.5	Arbitration. . . . .	522
18.3.6	Buffers . . . . .	522
18.3.7	Master Operation . . . . .	524
18.3.8	Bus States . . . . .	532
18.3.9	Slave Operation . . . . .	532
18.3.10	Transfer Automation . . . . .	536
18.3.11	Using 10-bit Addresses . . . . .	537
18.3.12	Error Handling . . . . .	537
18.3.13	DMA Support . . . . .	539
18.3.14	Interrupts . . . . .	539
18.3.15	Wake-up. . . . .	539
18.4	Register Map. . . . .	540

18.5	Register Description	541
18.5.1	I2Cn_CTRL - Control Register	541
18.5.2	I2Cn_CMD - Command Register	544
18.5.3	I2Cn_STATE - State Register	545
18.5.4	I2Cn_STATUS - Status Register	546
18.5.5	I2Cn_CLKDIV - Clock Division Register	547
18.5.6	I2Cn_SADDR - Slave Address Register	547
18.5.7	I2Cn_SADDRMASK - Slave Address Mask Register	548
18.5.8	I2Cn_RXDATA - Receive Buffer Data Register (Actionable Reads)	548
18.5.9	I2Cn_RXDOUBLE - Receive Buffer Double Data Register (Actionable Reads)	549
18.5.10	I2Cn_RXDATAP - Receive Buffer Data Peek Register	549
18.5.11	I2Cn_RXDOUBLEP - Receive Buffer Double Data Peek Register	550
18.5.12	I2Cn_TXDATA - Transmit Buffer Data Register	550
18.5.13	I2Cn_TXDOUBLE - Transmit Buffer Double Data Register	551
18.5.14	I2Cn_IF - Interrupt Flag Register	552
18.5.15	I2Cn_IFS - Interrupt Flag Set Register	554
18.5.16	I2Cn_IFC - Interrupt Flag Clear Register	556
18.5.17	I2Cn_IEN - Interrupt Enable Register	558
18.5.18	I2Cn_ROUTEPEN - I/O Routing Pin Enable Register	559
18.5.19	I2Cn_ROUTELOC0 - I/O Routing Location Register	560
<b>19.</b>	<b>USART - Universal Synchronous Asynchronous Receiver/Transmitter</b>	<b>563</b>
19.1	Introduction	563
19.2	Features	564
19.3	Functional Description	565
19.3.1	Modes of Operation	566
19.3.2	Asynchronous Operation.	566
19.3.3	Synchronous Operation	583
19.3.4	Hardware Flow Control	589
19.3.5	Debug Halt	589
19.3.6	PRS-triggered Transmissions	589
19.3.7	PRS RX Input	589
19.3.8	PRS CLK Input.	590
19.3.9	DMA Support	590
19.3.10	Timer	591
19.3.11	Interrupts	596
19.3.12	IrDA Modulator/ Demodulator.	597
19.4	Register Map.	598
19.5	Register Description	599
19.5.1	USARTn_CTRL - Control Register	599
19.5.2	USARTn_FRAME - USART Frame Format Register	604
19.5.3	USARTn_TRIGCTRL - USART Trigger Control Register	606
19.5.4	USARTn_CMD - Command Register	608
19.5.5	USARTn_STATUS - USART Status Register	609
19.5.6	USARTn_CLKDIV - Clock Control Register	610
19.5.7	USARTn_RXDATA - RX Buffer Data Extended Register (Actionable Reads)	611
19.5.8	USARTn_RXDATA - RX Buffer Data Register (Actionable Reads)	611

19.5.9	USARTn_RXDOUBLEX - RX Buffer Double Data Extended Register (Actionable Reads)	612
19.5.10	USARTn_RXDOUBLE - RX FIFO Double Data Register (Actionable Reads)	613
19.5.11	USARTn_RXDATAEXP - RX Buffer Data Extended Peek Register	613
19.5.12	USARTn_RXDOUBLEXP - RX Buffer Double Data Extended Peek Register	614
19.5.13	USARTn_TXDATA - TX Buffer Data Extended Register	615
19.5.14	USARTn_TXDATA - TX Buffer Data Register	616
19.5.15	USARTn_TXDOUBLEX - TX Buffer Double Data Extended Register	617
19.5.16	USARTn_TXDOUBLE - TX Buffer Double Data Register	618
19.5.17	USARTn_IF - Interrupt Flag Register	619
19.5.18	USARTn_IFS - Interrupt Flag Set Register	621
19.5.19	USARTn_IFC - Interrupt Flag Clear Register	623
19.5.20	USARTn_IEN - Interrupt Enable Register	625
19.5.21	USARTn_IRCTRL - IrDA Control Register	627
19.5.22	USARTn_INPUT - USART Input Register	629
19.5.23	USARTn_I2SCTRL - I2S Control Register	631
19.5.24	USARTn_TIMING - Timing Register	633
19.5.25	USARTn_CTRLX - Control Register Extended	635
19.5.26	USARTn_TIMECMP0 - Used to Generate Interrupts and Various Delays	636
19.5.27	USARTn_TIMECMP1 - Used to Generate Interrupts and Various Delays	638
19.5.28	USARTn_TIMECMP2 - Used to Generate Interrupts and Various Delays	640
19.5.29	USARTn_ROUTEPEN - I/O Routing Pin Enable Register	642
19.5.30	USARTn_ROUTELOC0 - I/O Routing Location Register	644
19.5.31	USARTn_ROUTELOC1 - I/O Routing Location Register	649

<b>20. LEUART - Low Energy Universal Asynchronous Receiver/Transmitter</b>	<b>652</b>
20.1 Introduction	652
20.2 Features	653
20.3 Functional Description	654
20.3.1 Frame Format	655
20.3.2 Clock Source	655
20.3.3 Clock Generation	656
20.3.4 Data Transmission	656
20.3.5 Data Reception	658
20.3.6 Loopback	661
20.3.7 Half Duplex Communication	661
20.3.8 Transmission Delay	662
20.3.9 PRS RX Input	663
20.3.10 DMA Support	663
20.3.11 Pulse Generator/ Pulse Extender	664
20.3.12 Register Access	664
20.4 Register Map	665
20.5 Register Description	666
20.5.1 LEUARTn_CTRL - Control Register (Async Reg)	666
20.5.2 LEUARTn_CMD - Command Register (Async Reg)	669
20.5.3 LEUARTn_STATUS - Status Register	670
20.5.4 LEUARTn_CLKDIV - Clock Control Register (Async Reg)	671
20.5.5 LEUARTn_STARTFRAME - Start Frame Register (Async Reg)	671



20.5.6	LEUARTn_SIGFRAME - Signal Frame Register (Async Reg)	672
20.5.7	LEUARTn_RXDATAx - Receive Buffer Data Extended Register (Actionable Reads)	672
20.5.8	LEUARTn_RXDATA - Receive Buffer Data Register (Actionable Reads)	673
20.5.9	LEUARTn_RXDATAxP - Receive Buffer Data Extended Peek Register	673
20.5.10	LEUARTn_TXDATAx - Transmit Buffer Data Extended Register (Async Reg)	674
20.5.11	LEUARTn_TXDATA - Transmit Buffer Data Register (Async Reg)	675
20.5.12	LEUARTn_IF - Interrupt Flag Register	676
20.5.13	LEUARTn_IFS - Interrupt Flag Set Register	677
20.5.14	LEUARTn_IFC - Interrupt Flag Clear Register	678
20.5.15	LEUARTn_IEN - Interrupt Enable Register	679
20.5.16	LEUARTn_PULSECTRL - Pulse Control Register (Async Reg)	680
20.5.17	LEUARTn_FREEZE - Freeze Register	681
20.5.18	LEUARTn_SYNCBUSY - Synchronization Busy Register	682
20.5.19	LEUARTn_ROUTE PEN - I/O Routing Pin Enable Register	683
20.5.20	LEUARTn_ROUTELOC0 - I/O Routing Location Register	684
20.5.21	LEUARTn_INPUT - LEUART Input Register	687

<b>21. TIMER/WTIMER - Timer/Counter</b>	<b>688</b>
21.1 Introduction	688
21.2 Features	689
21.3 Functional Description	690
21.3.1 Counter Modes	690
21.3.2 Compare/Capture Channels	696
21.3.3 Dead-Time Insertion Unit	706
21.3.4 Debug Mode	710
21.3.5 Interrupts, DMA and PRS Output	710
21.3.6 GPIO Input/Output	710
21.4 Register Map	711
21.5 Register Description	712
21.5.1 TIMERNn_CTRL - Control Register	712
21.5.2 TIMERNn_CMD - Command Register	715
21.5.3 TIMERNn_STATUS - Status Register	716
21.5.4 TIMERNn_IF - Interrupt Flag Register	719
21.5.5 TIMERNn_IFS - Interrupt Flag Set Register	720
21.5.6 TIMERNn_IFC - Interrupt Flag Clear Register	721
21.5.7 TIMERNn_IEN - Interrupt Enable Register	723
21.5.8 TIMERNn_TOP - Counter Top Value Register	724
21.5.9 TIMERNn_TOPB - Counter Top Value Buffer Register	724
21.5.10 TIMERNn_CNT - Counter Value Register	725
21.5.11 TIMERNn_LOCK - TIMER Configuration Lock Register	725
21.5.12 TIMERNn_ROUTE PEN - I/O Routing Pin Enable Register	726
21.5.13 TIMERNn_ROUTELOC0 - I/O Routing Location Register	727
21.5.14 TIMERNn_ROUTELOC2 - I/O Routing Location Register	732
21.5.15 TIMERNn_CCx_CTRL - CC Channel Control Register	736
21.5.16 TIMERNn_CCx_CCV - CC Channel Value Register (Actionable Reads)	739
21.5.17 TIMERNn_CCx_CCVP - CC Channel Value Peek Register	739
21.5.18 TIMERNn_CCx_CCVB - CC Channel Buffer Register	740

21.5.19	TIMERn_DTCTRL - DTI Control Register	741
21.5.20	TIMERn_DTTIME - DTI Time Control Register	743
21.5.21	TIMERn_DTFC - DTI Fault Configuration Register	745
21.5.22	TIMERn_DTOGEN - DTI Output Generation Enable Register	747
21.5.23	TIMERn_DTFAULT - DTI Fault Register	748
21.5.24	TIMERn_DTFAULTC - DTI Fault Clear Register	749
21.5.25	TIMERn_DTLOCK - DTI Configuration Lock Register	750
<b>22.</b>	<b>LETIMER - Low Energy Timer</b>	<b>751</b>
22.1	Introduction	751
22.2	Features	751
22.3	Functional Description	752
22.3.1	Timer	752
22.3.2	Compare Registers	752
22.3.3	Top Value	753
22.3.4	Underflow Output Action	759
22.3.5	PRS Output	761
22.3.6	Examples	761
22.3.7	Register Access	764
22.4	Register Map	765
22.5	Register Description	766
22.5.1	LETIMERn_CTRL - Control Register (Async Reg)	766
22.5.2	LETIMERn_CMD - Command Register	768
22.5.3	LETIMERn_STATUS - Status Register	768
22.5.4	LETIMERn_CNT - Counter Value Register	769
22.5.5	LETIMERn_COMP0 - Compare Value Register 0 (Async Reg)	769
22.5.6	LETIMERn_COMP1 - Compare Value Register 1 (Async Reg)	770
22.5.7	LETIMERn_REP0 - Repeat Counter Register 0 (Async Reg)	770
22.5.8	LETIMERn_REP1 - Repeat Counter Register 1 (Async Reg)	771
22.5.9	LETIMERn_IF - Interrupt Flag Register	771
22.5.10	LETIMERn_IFS - Interrupt Flag Set Register	772
22.5.11	LETIMERn_IFC - Interrupt Flag Clear Register	773
22.5.12	LETIMERn_IEN - Interrupt Enable Register	774
22.5.13	LETIMERn_SYNCBUSY - Synchronization Busy Register	774
22.5.14	LETIMERn_ROUTEPEN - I/O Routing Pin Enable Register	775
22.5.15	LETIMERn_ROUTELOC0 - I/O Routing Location Register	776
22.5.16	LETIMERn_PRSEL - PRS Input Select Register	779
<b>23.</b>	<b>CRYOTIMER - Ultra Low Energy Timer/Counter</b>	<b>782</b>
23.1	Introduction	782
23.2	Features	782
23.3	Functional Description	782
23.3.1	Block Diagram	783
23.3.2	Operation	784
23.3.3	Debug Mode	784
23.3.4	Energy Mode Availability	784
23.4	Register Map	785

23.5 Register Description . . . . .	786
23.5.1 CRYOTIMER_CTRL - Control Register . . . . .	786
23.5.2 CRYOTIMER_PERIODSEL - Interrupt Duration . . . . .	787
23.5.3 CRYOTIMER_CNT - Counter Value . . . . .	788
23.5.4 CRYOTIMER_EM4WUEN - Wake Up Enable . . . . .	788
23.5.5 CRYOTIMER_IF - Interrupt Flag Register . . . . .	789
23.5.6 CRYOTIMER_IFS - Interrupt Flag Set Register . . . . .	789
23.5.7 CRYOTIMER_IFC - Interrupt Flag Clear Register . . . . .	790
23.5.8 CRYOTIMER_IEN - Interrupt Enable Register . . . . .	790
<b>24. VDAC - Digital to Analog Converter . . . . .</b>	<b>791</b>
24.1 Introduction . . . . .	791
24.2 Features . . . . .	792
24.3 Functional Description . . . . .	792
24.3.1 Power Supply . . . . .	793
24.3.2 I/O Pin Considerations . . . . .	793
24.3.3 Enabling and Disabling a Channel . . . . .	793
24.3.4 Conversions . . . . .	794
24.3.5 Reference Selection . . . . .	794
24.3.6 Warmup Time and Initial Conversion . . . . .	795
24.3.7 Analog Output . . . . .	795
24.3.8 Output Mode . . . . .	795
24.3.9 Async Mode . . . . .	796
24.3.10 Refresh Timer . . . . .	796
24.3.11 Clock Prescaling . . . . .	796
24.3.12 High Speed . . . . .	796
24.3.13 Sine Generation Mode . . . . .	797
24.3.14 Interrupt Flags . . . . .	797
24.3.15 PRS Outputs . . . . .	798
24.3.16 DMA Request . . . . .	798
24.3.17 LESENSE Trigger Mode . . . . .	798
24.3.18 Opamps . . . . .	798
24.3.19 Calibration . . . . .	798
24.3.20 Warmup Mode . . . . .	799
24.4 Register Map . . . . .	800
24.5 Register Description . . . . .	801
24.5.1 VDACn_CTRL - Control Register . . . . .	801
24.5.2 VDACn_STATUS - Status Register . . . . .	804
24.5.3 VDACn_CH0CTRL - Channel 0 Control Register . . . . .	806
24.5.4 VDACn_CH1CTRL - Channel 1 Control Register . . . . .	808
24.5.5 VDACn_CMD - Command Register . . . . .	810
24.5.6 VDACn_IF - Interrupt Flag Register . . . . .	811
24.5.7 VDACn_IFS - Interrupt Flag Set Register . . . . .	813
24.5.8 VDACn_IFC - Interrupt Flag Clear Register . . . . .	815
24.5.9 VDACn_IEN - Interrupt Enable Register . . . . .	817
24.5.10 VDACn_CH0DATA - Channel 0 Data Register . . . . .	818
24.5.11 VDACn_CH1DATA - Channel 1 Data Register . . . . .	819

24.5.12	VDACn_COMBDATA - Combined Data Register . . . . .	819
24.5.13	VDACn_CAL - Calibration Register . . . . .	820
24.5.14	VDACn_OPAX_APORTREQ - Operational Amplifier APORT Request Status Register . . . . .	821
24.5.15	VDACn_OPAX_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register . . . . .	822
24.5.16	VDACn_OPAX_CTRL - Operational Amplifier Control Register . . . . .	823
24.5.17	VDACn_OPAX_TIMER - Operational Amplifier Timer Control Register . . . . .	826
24.5.18	VDACn_OPAX_MUX - Operational Amplifier Mux Configuration Register . . . . .	827
24.5.19	VDACn_OPAX_OUT - Operational Amplifier Output Configuration Register . . . . .	830
24.5.20	VDACn_OPAX_CAL - Operational Amplifier Calibration Register . . . . .	832
<b>25.</b>	<b>OPAMP - Operational Amplifier . . . . .</b>	<b>834</b>
25.1	Introduction . . . . .	834
25.2	Features . . . . .	834
25.3	Functional Description . . . . .	835
25.3.1	Opamp Configuration. . . . .	836
25.3.2	Interrupts and PRS Output . . . . .	839
25.3.3	APORT Request and Conflict Status. . . . .	839
25.3.4	Opamp Modes . . . . .	839
25.3.5	Opamp VDAC Combination. . . . .	846
25.4	Register Map. . . . .	847
25.5	Register Description . . . . .	847
<b>26.</b>	<b>ACMP - Analog Comparator . . . . .</b>	<b>848</b>
26.1	Introduction . . . . .	848
26.2	Features . . . . .	849
26.3	Functional Description . . . . .	850
26.3.1	Power Supply . . . . .	850
26.3.2	Warm-up Time . . . . .	851
26.3.3	Response Time . . . . .	851
26.3.4	Hysteresis . . . . .	852
26.3.5	Input Pin Considerations. . . . .	853
26.3.6	Input Selection . . . . .	853
26.3.7	Capacitive Sense Mode . . . . .	854
26.3.8	Interrupts and PRS Output . . . . .	856
26.3.9	Output to GPIO . . . . .	856
26.3.10	APORT Conflicts . . . . .	856
26.3.11	Supply Voltage Monitoring . . . . .	856
26.3.12	External Override Interface . . . . .	857
26.4	Register Map. . . . .	857
26.5	Register Description . . . . .	858
26.5.1	ACMPn_CTRL - Control Register . . . . .	858
26.5.2	ACMPn_INPUTSEL - Input Selection Register . . . . .	861
26.5.3	ACMPn_STATUS - Status Register . . . . .	866
26.5.4	ACMPn_IF - Interrupt Flag Register . . . . .	867
26.5.5	ACMPn_IFS - Interrupt Flag Set Register . . . . .	867

26.5.6	ACMPn_IFC - Interrupt Flag Clear Register . . . . .	868
26.5.7	ACMPn_IEN - Interrupt Enable Register . . . . .	869
26.5.8	ACMPn_APORTREQ - APORT Request Status Register . . . . .	870
26.5.9	ACMPn_APORTCONFLICT - APORT Conflict Status Register . . . . .	871
26.5.10	ACMPn_HYSTERESIS0 - Hysteresis 0 Register . . . . .	873
26.5.11	ACMPn_HYSTERESIS1 - Hysteresis 1 Register . . . . .	874
26.5.12	ACMPn_ROUTEPEEN - I/O Routing Pine Enable Register . . . . .	875
26.5.13	ACMPn_ROUTELOC0 - I/O Routing Location Register . . . . .	876
26.5.14	ACMPn_EXTIFCTRL - External Override Interface Control . . . . .	878
<b>27.</b>	<b>ADC - Analog to Digital Converter . . . . .</b>	<b>880</b>
27.1	Introduction . . . . .	880
27.2	Features . . . . .	881
27.3	Functional Description . . . . .	882
27.3.1	Clock Selection . . . . .	883
27.3.2	Conversions . . . . .	884
27.3.3	ADC Modes . . . . .	884
27.3.4	Warm-up Time . . . . .	886
27.3.5	Power Supply . . . . .	887
27.3.6	Input Pin Considerations . . . . .	887
27.3.7	Input Selection . . . . .	888
27.3.8	Reference Selection and Input Range Definition . . . . .	892
27.3.9	Programming of Bias Current . . . . .	896
27.3.10	Feature Set . . . . .	896
27.3.11	Interrupts, PRS Output . . . . .	903
27.3.12	DMA Request . . . . .	903
27.3.13	Calibration . . . . .	903
27.3.14	EM2 Deep Sleep or EM3 Stop Operation . . . . .	904
27.3.15	ASYNc ADC_CLK Usage Restrictions and Benefits . . . . .	905
27.3.16	Window Compare Function . . . . .	905
27.3.17	ADC Programming Model . . . . .	906
27.4	Register Map. . . . .	907
27.5	Register Description . . . . .	908
27.5.1	ADCn_CTRL - Control Register . . . . .	908
27.5.2	ADCn_CMD - Command Register . . . . .	911
27.5.3	ADCn_STATUS - Status Register . . . . .	912
27.5.4	ADCn_SINGLECTRL - Single Channel Control Register . . . . .	914
27.5.5	ADCn_SINGLECTRLX - Single Channel Control Register Continued . . . . .	919
27.5.6	ADCn_SCANCTRL - Scan Control Register . . . . .	922
27.5.7	ADCn_SCANCTRLX - Scan Control Register Continued . . . . .	925
27.5.8	ADCn_SCANMASK - Scan Sequence Input Mask Register . . . . .	928
27.5.9	ADCn_SCANINPUTSEL - Input Selection Register for Scan Mode . . . . .	930
27.5.10	ADCn_SCANNEGSEL - Negative Input Select Register for Scan . . . . .	933
27.5.11	ADCn_CMPTHR - Compare Threshold Register . . . . .	935
27.5.12	ADCn_BIASPROG - Bias Programming Register for Various Analog Blocks Used in ADC Op- eration . . . . .	936
27.5.13	ADCn_CAL - Calibration Register . . . . .	937

27.5.14	ADCn_IF - Interrupt Flag Register . . . . .	939
27.5.15	ADCn_IFS - Interrupt Flag Set Register . . . . .	941
27.5.16	ADCn_IFC - Interrupt Flag Clear Register . . . . .	943
27.5.17	ADCn_IEN - Interrupt Enable Register . . . . .	945
27.5.18	ADCn_SINGLEDATA - Single Conversion Result Data (Actionable Reads) . . . . .	946
27.5.19	ADCn_SCANDATA - Scan Conversion Result Data (Actionable Reads) . . . . .	946
27.5.20	ADCn_SINGLEDATAP - Single Conversion Result Data Peek Register . . . . .	947
27.5.21	ADCn_SCANDATAP - Scan Sequence Result Data Peek Register . . . . .	947
27.5.22	ADCn_SCANDATAx - Scan Sequence Result Data + Data Source Register (Actionable Reads) . . . . .	948
27.5.23	ADCn_SCANDATAxP - Scan Sequence Result Data + Data Source Peek Register . . . . .	948
27.5.24	ADCn_APORTREQ - APORT Request Status Register . . . . .	949
27.5.25	ADCn_APORTCONFLICT - APORT Conflict Status Register . . . . .	950
27.5.26	ADCn_SINGLIFOCOUNT - Single FIFO Count Register . . . . .	951
27.5.27	ADCn_SCANFIFOCOUNT - Scan FIFO Count Register . . . . .	951
27.5.28	ADCn_SINGLIFOCLEAR - Single FIFO Clear Register . . . . .	952
27.5.29	ADCn_SCANFIFOCLEAR - Scan FIFO Clear Register . . . . .	952
27.5.30	ADCn_APORTMASTERDIS - APORT Bus Master Disable Register . . . . .	953
<b>28.</b>	<b>IDAC - Current Digital to Analog Converter. . . . .</b>	<b>956</b>
28.1	Introduction . . . . .	956
28.2	Features . . . . .	956
28.3	Functional Description . . . . .	957
28.3.1	Current Programming . . . . .	957
28.3.2	IDAC Enable and Warm-up . . . . .	957
28.3.3	Output Control . . . . .	958
28.3.4	APORT Configuration . . . . .	958
28.3.5	Interrupts . . . . .	958
28.3.6	Minimizing Output Transition . . . . .	958
28.3.7	Duty Cycle Configuration. . . . .	958
28.3.8	Calibration . . . . .	958
28.3.9	PRS Triggered Charge Injection . . . . .	959
28.4	Register Map. . . . .	959
28.5	Register Description . . . . .	960
28.5.1	IDAC_CTRL - Control Register . . . . .	960
28.5.2	IDAC_CURPROG - Current Programming Register . . . . .	962
28.5.3	IDAC_DUTYCONFIG - Duty Cycle Configuration Register . . . . .	963
28.5.4	IDAC_STATUS - Status Register . . . . .	963
28.5.5	IDAC_IF - Interrupt Flag Register . . . . .	964
28.5.6	IDAC_IFS - Interrupt Flag Set Register . . . . .	964
28.5.7	IDAC_IFC - Interrupt Flag Clear Register . . . . .	965
28.5.8	IDAC_IEN - Interrupt Enable Register . . . . .	965
28.5.9	IDAC_APORTREQ - APORT Request Status Register . . . . .	966
28.5.10	IDAC_APORTCONFLICT - APORT Request Status Register . . . . .	966
<b>29.</b>	<b>LESENSE - Low Energy Sensor Interface . . . . .</b>	<b>967</b>
29.1	Introduction . . . . .	967

29.2 Features . . . . .	968
29.3 Functional Description . . . . .	968
29.3.1 Channel Configuration . . . . .	969
29.3.2 Scan Sequence . . . . .	970
29.3.3 Sensor Timing . . . . .	971
29.3.4 Sensor Interaction . . . . .	973
29.3.5 Sensor Sampling . . . . .	974
29.3.6 Sensor Evaluation . . . . .	975
29.3.7 Decoder . . . . .	977
29.3.8 Measurement Results . . . . .	980
29.3.9 VDAC Interface . . . . .	981
29.3.10 ACMP Interface . . . . .	981
29.3.11 ACMP and VDAC Duty Cycling . . . . .	981
29.3.12 ADC Interface . . . . .	982
29.3.13 DMA Requests . . . . .	982
29.3.14 PRS Output . . . . .	982
29.3.15 RAM . . . . .	982
29.3.16 Application Examples . . . . .	982
29.4 Register Map . . . . .	988
29.5 Register Description . . . . .	990
29.5.1 LESENSE_CTRL - Control Register (Async Reg) . . . . .	990
29.5.2 LESENSE_TIMCTRL - Timing Control Register (Async Reg) . . . . .	993
29.5.3 LESENSE_PERCTRL - Peripheral Control Register (Async Reg) . . . . .	995
29.5.4 LESENSE_DECCTRL - Decoder Control Register (Async Reg) . . . . .	998
29.5.5 LESENSE_BIASCTRL - Bias Control Register (Async Reg) . . . . .	1001
29.5.6 LESENSE_EVALCTRL - LESENSE Evaluation Control (Async Reg) . . . . .	1001
29.5.7 LESENSE_PRSCTRL - PRS Control Register (Async Reg) . . . . .	1002
29.5.8 LESENSE_CMD - Command Register . . . . .	1003
29.5.9 LESENSE_CHEN - Channel Enable Register (Async Reg) . . . . .	1003
29.5.10 LESENSE_SCANRES - Scan Result Register (Async Reg) . . . . .	1004
29.5.11 LESENSE_STATUS - Status Register (Async Reg) . . . . .	1005
29.5.12 LESENSE_PTR - Result Buffer Pointers (Async Reg) . . . . .	1006
29.5.13 LESENSE_BUFDATA - Result Buffer Data Register (Async Reg) (Actionable Reads) . . . . .	1006
29.5.14 LESENSE_CURCH - Current Channel Index (Async Reg) . . . . .	1007
29.5.15 LESENSE_DECSTATE - Current Decoder State (Async Reg) . . . . .	1007
29.5.16 LESENSE_SENSORSTATE - Decoder Input Register (Async Reg) . . . . .	1008
29.5.17 LESENSE_IDLECONF - GPIO Idle Phase Configuration (Async Reg) . . . . .	1009
29.5.18 LESENSE_ALTEXCONF - Alternative Excite Pin Configuration (Async Reg) . . . . .	1013
29.5.19 LESENSE_IF - Interrupt Flag Register . . . . .	1016
29.5.20 LESENSE_IFS - Interrupt Flag Set Register . . . . .	1018
29.5.21 LESENSE_IFC - Interrupt Flag Clear Register . . . . .	1020
29.5.22 LESENSE_IEN - Interrupt Enable Register . . . . .	1022
29.5.23 LESENSE_SYNCBUSY - Synchronization Busy Register . . . . .	1023
29.5.24 LESENSE_ROUTEPEN - I/O Routing Register (Async Reg) . . . . .	1024
29.5.25 LESENSE_STx_TCONFA - State Transition Configuration a (Async Reg) . . . . .	1026
29.5.26 LESENSE_STx_TCONFB - State Transition Configuration B (Async Reg) . . . . .	1028
29.5.27 LESENSE_BUFx_DATA - Scan Results (Async Reg) . . . . .	1029

29.5.28	LESENSE_CHx_TIMING - Scan Configuration (Async Reg)	. . . . .	1030
29.5.29	LESENSE_CHx_INTERACT - Scan Configuration (Async Reg)	. . . . .	1031
29.5.30	LESENSE_CHx_EVAL - Scan Configuration (Async Reg)	. . . . .	1033
<b>30.</b>	<b>GPCRC - General Purpose Cyclic Redundancy Check</b>	. . . . .	<b>1035</b>
30.1	Introduction	. . . . .	1035
30.2	Features	. . . . .	1035
30.3	Functional Description	. . . . .	1036
30.3.1	Polynomial Specification	. . . . .	1037
30.3.2	Input and Output Specification	. . . . .	1037
30.3.3	Initialization	. . . . .	1037
30.3.4	DMA Usage	. . . . .	1037
30.3.5	Byte-Level Bit Reversal and Byte Reordering	. . . . .	1038
30.4	Register Map.	. . . . .	1040
30.5	Register Description	. . . . .	1041
30.5.1	GPCRC_CTRL - Control Register	. . . . .	1041
30.5.2	GPCRC_CMD - Command Register	. . . . .	1042
30.5.3	GPCRC_INIT - CRC Init Value	. . . . .	1042
30.5.4	GPCRC_POLY - CRC Polynomial Value	. . . . .	1043
30.5.5	GPCRC_INPUTDATA - Input 32-bit Data Register	. . . . .	1043
30.5.6	GPCRC_INPUTDATAHWORD - Input 16-bit Data Register	. . . . .	1044
30.5.7	GPCRC_INPUTDATABYTE - Input 8-bit Data Register	. . . . .	1044
30.5.8	GPCRC_DATA - CRC Data Register	. . . . .	1045
30.5.9	GPCRC_DATAREV - CRC Data Reverse Register	. . . . .	1045
30.5.10	GPCRC_DATABYTEREV - CRC Data Byte Reverse Register	. . . . .	1046
<b>31.</b>	<b>TRNG - True Random Number Generator</b>	. . . . .	<b>1047</b>
31.1	Introduction	. . . . .	1047
31.2	Features	. . . . .	1047
31.3	Functional Description	. . . . .	1048
31.3.1	Built-In Tests	. . . . .	1048
31.3.2	FIFO Interface	. . . . .	1048
31.3.3	Data Format - Byte Ordering	. . . . .	1049
31.3.4	TRNG Usage	. . . . .	1049
31.4	Register Map.	. . . . .	1051
31.5	Register Description	. . . . .	1052
31.5.1	TRNGn_CONTROL - Main Control Register	. . . . .	1052
31.5.2	TRNGn_FIFOLEVEL - FIFO Level Register (Actionable Reads)	. . . . .	1054
31.5.3	TRNGn_FIFODEPTH - FIFO Depth Register	. . . . .	1054
31.5.4	TRNGn_KEY0 - Key Register 0	. . . . .	1055
31.5.5	TRNGn_KEY1 - Key Register 1	. . . . .	1055
31.5.6	TRNGn_KEY2 - Key Register 2	. . . . .	1056
31.5.7	TRNGn_KEY3 - Key Register 3	. . . . .	1056
31.5.8	TRNGn_TESTDATA - Test Data Register	. . . . .	1057
31.5.9	TRNGn_STATUS - Status Register	. . . . .	1058
31.5.10	TRNGn_INITWAITVAL - Initial Wait Counter	. . . . .	1059



31.5.11	TRNGn_FIFO - FIFO Data (Actionable Reads)	. . . . .	1059
<b>32.</b>	<b>CRYPTO - Crypto Accelerator.</b>	. . . . .	<b>1060</b>
32.1	Introduction	. . . . .	1060
32.2	Features	. . . . .	1061
32.3	Usage and Programming Interface	. . . . .	1061
32.4	Functional Description	. . . . .	1062
32.4.1	Data and Key Registers	. . . . .	1063
32.4.2	Instructions and Execution	. . . . .	1065
32.4.3	Repeated Sequence	. . . . .	1070
32.4.4	AES.	. . . . .	1071
32.4.5	SHA.	. . . . .	1073
32.4.6	ECC	. . . . .	1073
32.4.7	GCM and GMAC	. . . . .	1074
32.4.8	DMA	. . . . .	1074
32.4.9	BUFC Data Transfer	. . . . .	1076
32.4.10	Debugging	. . . . .	1077
32.4.11	Example: Cipher Block Chaining (CBC)	. . . . .	1077
32.5	Register Map.	. . . . .	1080
32.6	Register Description	. . . . .	1082
32.6.1	CRYPTO_CTRL - Control Register	. . . . .	1082
32.6.2	CRYPTO_WAC - Wide Arithmetic Configuration	. . . . .	1085
32.6.3	CRYPTO_CMD - Command Register	. . . . .	1087
32.6.4	CRYPTO_STATUS - Status Register	. . . . .	1092
32.6.5	CRYPTO_DSTATUS - Data Status Register	. . . . .	1093
32.6.6	CRYPTO_CSTATUS - Control Status Register	. . . . .	1094
32.6.7	CRYPTO_KEY - KEY Register Access (No Bit Access) (Actionable Reads)	. . . . .	1095
32.6.8	CRYPTO_KEYBUF - KEY Buffer Register Access (No Bit Access) (Actionable Reads)	. . . . .	1096
32.6.9	CRYPTO_SEQCTRL - Sequence Control	. . . . .	1097
32.6.10	CRYPTO_SEQCTRLB - Sequence Control B	. . . . .	1098
32.6.11	CRYPTO_IF - AES Interrupt Flags	. . . . .	1099
32.6.12	CRYPTO_IFS - Interrupt Flag Set Register	. . . . .	1100
32.6.13	CRYPTO_IFC - Interrupt Flag Clear Register	. . . . .	1101
32.6.14	CRYPTO_IEN - Interrupt Enable Register	. . . . .	1102
32.6.15	CRYPTO_SEQ0 - Sequence Register 0	. . . . .	1102
32.6.16	CRYPTO_SEQ1 - Sequence Register 1	. . . . .	1103
32.6.17	CRYPTO_SEQ2 - Sequence Register 2	. . . . .	1103
32.6.18	CRYPTO_SEQ3 - Sequence Register 3	. . . . .	1104
32.6.19	CRYPTO_SEQ4 - Sequence Register 4	. . . . .	1104
32.6.20	CRYPTO_DATA0 - DATA0 Register Access (No Bit Access) (Actionable Reads)	. . . . .	1105
32.6.21	CRYPTO_DATA1 - DATA1 Register Access (No Bit Access) (Actionable Reads)	. . . . .	1105
32.6.22	CRYPTO_DATA2 - DATA2 Register Access (No Bit Access) (Actionable Reads)	. . . . .	1106
32.6.23	CRYPTO_DATA3 - DATA3 Register Access (No Bit Access) (Actionable Reads)	. . . . .	1106
32.6.24	CRYPTO_DATA0XOR - DATA0XOR Register Access (No Bit Access) (Actionable Reads)	. . . . .	1107
32.6.25	CRYPTO_DATA0BYTE - DATA0 Register Byte Access (No Bit Access) (Actionable Reads)	. . . . .	1107

32.6.26	CRYPTO_DATA1BYTE - DATA1 Register Byte Access (No Bit Access) (Actionable Reads)	1108
32.6.27	CRYPTO_DATA0XORBYTE - DATA0 Register Byte XOR Access (No Bit Access) (Actionable Reads)	1108
32.6.28	CRYPTO_DATA0BYTE12 - DATA0 Register Byte 12 Access (No Bit Access)	1109
32.6.29	CRYPTO_DATA0BYTE13 - DATA0 Register Byte 13 Access (No Bit Access)	1109
32.6.30	CRYPTO_DATA0BYTE14 - DATA0 Register Byte 14 Access (No Bit Access)	1110
32.6.31	CRYPTO_DATA0BYTE15 - DATA0 Register Byte 15 Access (No Bit Access)	1110
32.6.32	CRYPTO_DDATA0 - DDATA0 Register Access (No Bit Access) (Actionable Reads)	1111
32.6.33	CRYPTO_DDATA1 - DDATA1 Register Access (No Bit Access) (Actionable Reads)	1111
32.6.34	CRYPTO_DDATA2 - DDATA2 Register Access (No Bit Access) (Actionable Reads)	1112
32.6.35	CRYPTO_DDATA3 - DDATA3 Register Access (No Bit Access) (Actionable Reads)	1112
32.6.36	CRYPTO_DDATA4 - DDATA4 Register Access (No Bit Access) (Actionable Reads)	1113
32.6.37	CRYPTO_DDATA0BIG - DDATA0 Register Big Endian Access (No Bit Access) (Actionable Reads)	1113
32.6.38	CRYPTO_DDATA0BYTE - DDATA0 Register Byte Access (No Bit Access) (Actionable Reads)	1114
32.6.39	CRYPTO_DDATA1BYTE - DDATA1 Register Byte Access (No Bit Access) (Actionable Reads)	1114
32.6.40	CRYPTO_DDATA0BYTE32 - DDATA0 Register Byte 32 Access (No Bit Access)	1115
32.6.41	CRYPTO_QDATA0 - QDATA0 Register Access (No Bit Access) (Actionable Reads)	1115
32.6.42	CRYPTO_QDATA1 - QDATA1 Register Access (No Bit Access) (Actionable Reads)	1116
32.6.43	CRYPTO_QDATA1BIG - QDATA1 Register Big Endian Access (No Bit Access) (Actionable Reads)	1116
32.6.44	CRYPTO_QDATA0BYTE - QDATA0 Register Byte Access (No Bit Access) (Actionable Reads)	1117
32.6.45	CRYPTO_QDATA1BYTE - QDATA1 Register Byte Access (No Bit Access) (Actionable Reads)	1117

### **33. GPIO - General Purpose Input/Output. . . . . 1118**

33.1	Introduction	1118
33.2	Features	1119
33.3	Functional Description	1120
33.3.1	Pin Configuration	1121
33.3.2	EM4 Wake-up	1124
33.3.3	EM4 Retention	1124
33.3.4	Alternate Functions	1125
33.3.5	Interrupt Generation	1125
33.3.6	Output to PRS	1127
33.3.7	Synchronization.	1127
33.4	Register Map.	1128
33.5	Register Description	1130
33.5.1	GPIO_Px_CTRL - Port Control Register	1130
33.5.2	GPIO_Px_MODEL - Port Pin Mode Low Register	1132
33.5.3	GPIO_Px_MODEH - Port Pin Mode High Register	1137
33.5.4	GPIO_Px_DOUT - Port Data Out Register	1142
33.5.5	GPIO_Px_DOUTTGL - Port Data Out Toggle Register	1142
33.5.6	GPIO_Px_DIN - Port Data in Register	1143