imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





EFR32FG12 Flex Gecko Proprietary Protocol SoC Family Data Sheet

The Flex Gecko proprietary protocol family of SoCs is part of the Wireless Gecko portfolio. Flex Gecko SoCs are ideal for enabling energy-friendly proprietary protocol networking for IoT devices.


The single-die solution provides industry-leading energy efficiency, ultra-fast wakeup times, a scalable power amplifier, an integrated balun and no-compromise MCU features.

Flex Gecko applications include:

- Home and Building Automation and Security
- Metering
- Electronic Shelf Labels
- Industrial Automation
- · Commercial and Retail Lighting and Sensing



- 32-bit ARM® Cortex®-M4 core with 40 MHz maximum operating frequency
- Up to 1 MB of flash and 256 kB of RAM
- Pin-compatible with EFR32MG1 QFN48
 devices
- 12-channel Peripheral Reflex System, Low-Energy Sensor Interface & Multichannel Capacitive Sense Interface
- Autonomous Hardware Crypto Accelerator and True Random Number Generator
- Integrated PA with up to 19 dBm transmit power for 2.4 GHz and Sub-GHz radios
- Integrated balun for 2.4 GHz
- Robust peripheral set and up to 65 GPIO



silabs.com | Smart. Connected. Energy-friendly.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Silicor Laboratories Confidential. Information contained herein is covered under non-disclosure agreement (NDA).

1. Feature List

The EFR32FG12 highlighted features are listed below.

- · Low Power Wireless System-on-Chip.
 - High Performance 32-bit 40 MHz ARM Cortex[®]-M4 with DSP instruction and floating-point unit for efficient signal processing
 - · Embedded Trace Macrocell (ETM) for advanced debugging
 - · Up to 1024 kB flash program memory
 - Up to 256 kB RAM data memory
 - 2.4 GHz and Sub-GHz radio operation
 - TX power up to 19 dBm
- Low Energy Consumption
 - 10.0 mA RX current at 2.4 GHz (1 Mbps GFSK)
 - 10.8 mA RX current at 2.4 GHz (250 kbps O-QPSK DSSS)
 - 8.2 mA TX current @ 0 dBm output power at 2.4 GHz
 - 66 µA/MHz in Active Mode (EM0)
 - TBD µA EM2 DeepSleep current (256 kB RAM retention and RTCC running from LFXO)
 - 1.5 µA EM2 DeepSleep current (16 kB RAM retention and RTCC running from LFRCO)
 - 1.75 µA EM3 Stop current (State and 256 kB RAM retention)
 - Wake on Radio with signal strength detection, preamble pattern detection, frame detection and timeout

High Receiver Performance

- -95.2 dBm sensitivity @ 1 Mbit/s GFSK
- · -102 dBm sensitivity @ 250 kbps O-QPSK DSSS
- Supported Modulation Formats
 - · 2-FSK / 4-FSK with fully configurable shaping
 - Shaped OQPSK / (G)MSK
 - · Configurable DSSS and FEC
 - BPSK / DBPSK TX
 - · OOK / ASK
- Supported Protocols:
 - Proprietary Protocols
 - Wireless M-Bus
 - Low Power Wide Area Networks
- Support for Internet Security
 - General Purpose CRC
 - True Random Number Generator
 - Hardware Cryptographic Acceleration for AES 128/256, SHA-1, SHA-2 (SHA-224 and SHA-256) and ECC

- Wide selection of MCU peripherals
 - 12-bit 1 Msps SAR Analog to Digital Converter (ADC)
 - 2×Analog Comparator (ACMP)
 - 2×Digital to Analog Converter (VDAC)
 - 3×Operational Amplifier (Opamp)
 - Digital to Analog Current Converter (IDAC)
 - Low-Energy Sensor Interface (LESENSE)
 - Multi-channel Capacitive Sense Interface (CSEN)
 - Up to 54 pins connected to analog channels (APORT) shared between analog peripherals
 - Up to 65 General Purpose I/O pins with output state retention and asynchronous interrupts
 - 8 Channel DMA Controller
 - 12 Channel Peripheral Reflex System (PRS)
 - 2×16-bit Timer/Counter
 - 3 + 4 Compare/Capture/PWM channels
 - 2×32-bit Timer/Counter
 - 3 + 4 Compare/Capture/PWM channels
 - 32-bit Real Time Counter and Calendar
 - · 16-bit Low Energy Timer for waveform generation
 - 32-bit Ultra Low Energy Timer/Counter for periodic wake-up from any Energy Mode
 - 3×16-bit Pulse Counter with asynchronous operation
 - 2×Watchdog Timer with dedicated RC oscillator
 - 4×Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I²S)
 - Low Energy UART (LEUART[™])
 - 2×I²C interface with SMBus support and address recognition in EM3 Stop
- Wide Operating Range
 - 1.8 V to 3.8 V single power supply
 - Integrated DC-DC, down to 1.8 V output with up to 200 mA load current for system
 - -40 °C to 85 °C
- QFN48 7x7 mm Package
- BGA125 7x7 mm Package

2. Ordering Information

Ordering Code	Protocol Stack	Frequency Band @ Max TX Power	Flash (kB)	RAM (kB)	GPIO	Package
EFR32FG12P433F1024GL125-B	Proprietary	 2.4 GHz @ 19 dBm Sub-GHz @ 20 dBm 	1024	256	65	BGA125
EFR32FG12P433F1024GM48-B	Proprietary	 2.4 GHz @ 19 dBm Sub-GHz @ 20 dBm 	1024	256	28	QFN48
EFR32FG12P432F1024GL125-B	Proprietary	2.4 GHz @ 19 dBm	1024	256	65	BGA125
EFR32FG12P432F1024GM48-B	Proprietary	2.4 GHz @ 19 dBm	1024	256	31	QFN48
EFR32FG12P431F1024GL125-B	Proprietary	Sub-GHz @ 20 dBm	1024	256	65	BGA125
EFR32FG12P431F1024GM48-B	Proprietary	Sub-GHz @ 20 dBm	1024	256	31	QFN48
EFR32FG12P232F1024GL125-B	Proprietary	2.4 GHz @ 19 dBm	1024	128	65	BGA125
EFR32FG12P232F1024GM48-B	Proprietary	2.4 GHz @ 19 dBm	1024	128	31	QFN48
EFR32FG12P231F1024GL125-B	Proprietary	Sub-GHz @ 20 dBm	1024	128	65	BGA125
EFR32FG12P231F1024GM48-B	Proprietary	Sub-GHz @ 20 dBm	1024	128	31	QFN48

Table 2.1. Ordering Information

EFR32 X G 1 2 P 132 F 1024 G L 125 - A R




Figure 2.1. OPN Decoder

3. System Overview

3.1 Introduction

The EFR32 product family combines an energy-friendly MCU with a highly integrated radio transceiver. The devices are well suited for any battery operated application as well as other systems requiring high performance and low energy consumption. This section gives a short introduction to the full radio and MCU system. The detailed functional description can be found in the EFR32 Reference Manual.

A block diagram of the EFR32FG12 family is shown in Figure 3.1 Detailed EFR32FG12 Block Diagram on page 3. The diagram shows a superset of features available on the family, which vary by OPN. For more information about specific device features, consult Ordering Information.




Figure 3.1. Detailed EFR32FG12 Block Diagram

3.2 Radio

The Flex Gecko family features a radio transceiver supporting proprietary wireless protocols.

3.2.1 Antenna Interface

The 2.4 GHz antenna interface consists of two pins (2G4RF_IOP and 2G4RF_ION) that interface directly to the on-chip BALUN. The 2G4RF_ION pin should be grounded externally.

The external components and power supply connections for the antenna interface typical applications are shown in the RF Matching Networks section.

3.2.2 Fractional-N Frequency Synthesizer

The EFR32FG12 contains a high performance, low phase noise, fully integrated fractional-N frequency synthesizer. The synthesizer is used in receive mode to generate the LO frequency used by the down-conversion mixer. It is also used in transmit mode to directly generate the modulated RF carrier.

The fractional-N architecture provides excellent phase noise performance combined with frequency resolution better than 100 Hz, with low energy consumption. The synthesizer has fast frequency settling which allows very short receiver and transmitter wake up times to optimize system energy consumption.

3.2.3 Receiver Architecture

The EFR32FG12 uses a low-IF receiver architecture, consisting of a Low-Noise Amplifier (LNA) followed by an I/Q down-conversion mixer, employing a crystal reference. The I/Q signals are further filtered and amplified before being sampled by the IF analog-to-digital converter (IFADC).

The IF frequency is configurable from 150 kHz to 1371 kHz. The IF can further be configured for high-side or low-side injection, providing flexibility with respect to known interferers at the image frequency.

The Automatic Gain Control (AGC) module adjusts the receiver gain to optimize performance and avoid saturation for excellent selectivity and blocking performance. Devices are production-calibrated to improve image rejection performance.

Demodulation is performed in the digital domain. The demodulator performs configurable decimation and channel filtering to allow receive bandwidths ranging from 0.1 to 2530 kHz. High carrier frequency and baud rate offsets are tolerated by active estimation and compensation. Advanced features supporting high quality communication under adverse conditions include forward error correction by block and convolutional coding as well as Direct Sequence Spread Spectrum (DSSS).

A Received Signal Strength Indicator (RSSI) is available for signal quality metrics, for level-based proximity detection, and for RF channel access by Collision Avoidance (CA) or Listen Before Talk (LBT) algorithms. An RSSI capture value is associated with each received frame and the dynamic RSSI measurement can be monitored throughout reception.

3.2.4 Transmitter Architecture

The EFR32FG12 uses a direct-conversion transmitter architecture. For constant envelope modulation formats, the modulator controls phase and frequency modulation in the frequency synthesizer. Transmit symbols or chips are optionally shaped by a digital shaping filter. The shaping filter is fully configurable, including the BT product, and can be used to implement Gaussian or Raised Cosine shaping.

Carrier Sense Multiple Access - Collision Avoidance (CSMA-CA) or Listen Before Talk (LBT) algorithms can be automatically timed by the EFR32FG12. These algorithms are typically defined by regulatory standards to improve inter-operability in a given bandwidth between devices that otherwise lack synchronized RF channel access.

3.2.5 Wake on Radio

The Wake on Radio feature allows flexible, autonomous RF sensing, qualification, and demodulation without required MCU activity, using a subsystem of the EFR32FG12 including the Radio Controller (RAC), Peripheral Reflex System (PRS), and Low Energy peripherals.

3.2.6 Flexible Frame Handling

EFR32FG12 has an extensive and flexible frame handling support for easy implementation of even complex communication protocols. The Frame Controller (FRC) supports all low level and timing critical tasks together with the Radio Controller and Modulator/Demodulator:

- Highly adjustable preamble length
- · Up to 2 simultaneous synchronization words, each up to 32 bits and providing separate interrupts
- Frame disassembly and address matching (filtering) to accept or reject frames
- Automatic ACK frame assembly and transmission
- Fully flexible CRC generation and verification:
 - · Multiple CRC values can be embedded in a single frame
 - 8, 16, 24 or 32-bit CRC value
 - · Configurable CRC bit and byte ordering
- · Selectable bit-ordering (least significant or most significant bit first)
- · Optional data whitening
- Optional Forward Error Correction (FEC), including convolutional encoding / decoding and block encoding / decoding
- Half rate convolutional encoder and decoder with constraint lengths from 2 to 7 and optional puncturing
- · Optional symbol interleaving, typically used in combination with FEC
- · Symbol coding, such as Manchester or DSSS, or biphase space encoding using FEC hardware
- · UART encoding over air, with start and stop bit insertion / removal
- · Test mode support, such as modulated or unmodulated carrier output
- Received frame timestamping

3.2.7 Packet and State Trace

The EFR32FG12 Frame Controller has a packet and state trace unit that provides valuable information during the development phase. It features:

- · Non-intrusive trace of transmit data, receive data and state information
- · Data observability on a single-pin UART data output, or on a two-pin SPI data output
- · Configurable data output bitrate / baudrate
- · Multiplexed transmitted data, received data and state / meta information in a single serial data stream

3.2.8 Data Buffering

The EFR32FG12 features an advanced Radio Buffer Controller (BUFC) capable of handling up to 4 buffers of adjustable size from 64 bytes to 4096 bytes. Each buffer can be used for RX, TX or both. The buffer data is located in RAM, enabling zero-copy operations.

3.2.9 Radio Controller (RAC)

The Radio Controller controls the top level state of the radio subsystem in the EFR32FG12. It performs the following tasks:

- · Precisely-timed control of enabling and disabling of the receiver and transmitter circuitry
- · Run-time calibration of receiver, transmitter and frequency synthesizer
- · Detailed frame transmission timing, including optional LBT or CSMA-CA

3.2.10 Random Number Generator

The Frame Controller (FRC) implements a random number generator that uses entropy gathered from noise in the RF receive chain. The data is suitable for use in cryptographic applications.

Output from the random number generator can be used either directly or as a seed or entropy source for software-based random number generator algorithms such as Fortuna.

3.3 Power

The EFR32FG12 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. An optional integrated DC-DC buck regulator can be utilized to further reduce the current consumption. The DC-DC regulator requires one external inductor and one external capacitor.

The EFR32FG12 device family includes support for internal supply voltage scaling, as well as two different power domains groups for peripherals. These enhancements allow for further supply current reductions and lower overall power consumption.

AVDD and VREGVDD need to be 1.8 V or higher for the MCU to operate across all conditions; however the rest of the system will operate down to 1.62 V, including the digital supply and I/O. This means that the device is fully compatible with 1.8 V components. Running from a sufficiently high supply, the device can use the DC-DC to regulate voltage not only for itself, but also for other PCB components, supplying up to a total of 200 mA.

3.3.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to turn off the power to unused RAM blocks, and it contains control registers for the DC-DC regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple supply voltages. It has multiple channels which can be programmed individually by the user to determine if a sensed supply has fallen below a chosen threshold.

3.3.2 DC-DC Converter

The DC-DC buck converter covers a wide range of load currents and provides up to 90% efficiency in energy modes EM0, EM1, EM2 and EM3, and can supply up to 200 mA to the device and surrounding PCB components. Patented RF noise mitigation allows operation of the DC-DC converter without degrading sensitivity of radio components. Protection features include programmable current limiting, short-circuit protection, and dead-time protection. The DC-DC converter may also enter bypass mode when the input voltage is too low for efficient operation. In bypass mode, the DC-DC input supply is internally connected directly to its output through a low resistance switch. Bypass mode also supports in-rush current limiting to prevent input supply voltage droops due to excessive output current transients.

3.3.3 Power Domains

The EFR32FG12 has two peripheral power domains for operation in EM2 and lower. If all of the peripherals in a peripheral power domain are configured as unused, the power domain for that group will be powered off in the low-power mode, reducing the overall current consumption of the device.

Table 3.1. Peripheral Power Subdomains	

Peripheral Power Domain 1	Peripheral Power Domain 2
ACMP0	ACMP1
PCNT0	PCNT1
ADC0	PCNT2
LETIMER0	CSEN
LESENSE	DAC0
APORT	LEUART0
-	12C0
-	I2C1
-	IDAC

3.4 General Purpose Input/Output (GPIO)

EFR32FG12 has up to 65 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

3.5 Clocking

3.5.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFR32FG12. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

3.5.2 Internal and External Oscillators

The EFR32FG12 supports two crystal oscillators and fully integrates four RC oscillators, listed below.

- A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing reference for the MCU. Crystal frequencies in the range from 38 to 40 MHz are supported. An external clock source such as a TCXO can also be applied to the HFXO input for improved accuracy over temperature.
- · A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system, when crystal accuracy is not required. The HFRCO employs fast startup at minimal energy consumption combined with a wide frequency range.
- An integrated auxilliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC and the Serial Wire debug port with a wide frequency range.
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) can be used as a timing reference in low energy modes, when crystal accuracy is not required.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

3.6 Counters/Timers and PWM

3.6.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER_0 only.

3.6.2 Wide Timer/Counter (WTIMER)

WTIMER peripherals function just as TIMER peripherals, but are 32 bits wide. They keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each WTIMER is a 32-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the WTIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit WTIMER_0 only.

3.6.3 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. When receiving frames, the RTCC value can be used for timestamping. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes.

3.6.4 Low Energy Timer (LETIMER)

The unique LETIMER is a 16-bit timer that is available in energy mode EM2 Deep Sleep in addition to EM1 Sleep and EM0 Active. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Real Time Counter and Calendar (RTCC), and can be configured to start counting on compare matches from the RTCC.

3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

3.6.6 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNn_S0IN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFRCO. The module may operate in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

3.6.7 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by PRS.

3.7 Communications and Other Digital Peripherals

3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I²S

3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUARTTM provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

3.7.3 Inter-Integrated Circuit Interface (I²C)

The I²C module provides an interface between the MCU and a serial I²C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I²C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

3.7.4 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality can be applied by the PRS. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

3.7.5 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface LESENSETM is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators, ADC, and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable finite state machine which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

3.8 Security Features

3.8.1 GPCRC (General Purpose Cyclic Redundancy Check)

The GPCRC module implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application.

3.8.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. EFR32 devices support AES encryption and decryption with 128- or 256-bit keys, ECC over both GF(P) and GF(2^m), SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported block cipher modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, GCM, CBC-MAC, GMAC and CCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO is tightly linked to the Radio Buffer Controller (BUFC) enabling fast and efficient autonomous cipher operations on data buffer content. It allows fast processing of GCM (AES), ECC and SHA with little CPU intervention. CRYPTO also provides trigger signals for DMA read and write operations.

3.8.3 True Random Number Generator (TRNG)

The TRNG module is a non-deterministic random number generator based on a full hardware solution. The TRNG is validated with NIST800-22 and AIS-31 test suites as well as being suitable for FIPS 140-2 certification (for the purposes of cryptographic key generation).

3.8.4 Security Management Unit (SMU)

The Security Management Unit (SMU) allows software to set up fine-grained security for peripheral access, which is not possible in the Memory Protection Unit (MPU). Peripherals may be secured by hardware on an individual basis, such that only priveleged accesses to the peripheral's register interface will be allowed. When an access fault occurs, the SMU reports the specific peripheral involved and can optionally generate an interrupt.

3.9 Analog

3.9.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to many analog modules on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

3.9.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

3.9.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

3.9.4 Capacitive Sense (CSEN)

The CSEN module is a dedicated Capacitive Sensing block for implementing touch-sensitive user interface elements such a switches and sliders. The module can be configured to take measurements on a single port pin or scan through multiple pins and store results to memory through DMA. Several channels can also be shorted together to measure the combined capacitance or implement wake-on-touch from very low energy modes. Hardware includes a digital accumulator and an averaging filter, as well as digital threshold comparators to reduce software overhead.

3.9.5 Digital to Analog Current Converter (IDAC)

The Digital to Analog Current Converter can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The full-scale current is programmable between 0.05 μ A and 64 μ A with several ranges consisting of various step sizes.

3.9.6 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksps, 12-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per singleended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

3.9.7 Operational Amplifiers

The three opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas. With flexible built-in programming for gain and interconnection they can be configured to support multiple common opamp functions. All pins are also available externally for filter configurations. Each opamp has a rail to rail input and a rail to rail output. They can be used in conjunction with the VDAC module or in stand-alone configurations. The opamps save energy, PCB space, and cost as compared with standalone opamps because they are integrated on-chip.

3.10 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFR32FG12. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

3.11 Core and Memory

3.11.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M4 RISC processor achieving 1.25 Dhrystone MIPS/MHz
- Memory Protection Unit (MPU) supporting up to 8 memory segments
- · Up to 1024 kB flash program memory
- Up to 256 kB RAM data memory
- · Configuration and event handling of all modules
- 2-pin Serial-Wire debug interface

3.11.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

3.11.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller features 8 channels capable of performing memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling sophisticated operations to be implemented.

3.12 Memory Map

The EFR32FG12 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.

	0xfffffffe			
	0xe0100000			
	0xe00fffff			
CM4 Peripherals	0xe0000000			
	0xdfffffff	、		
	0x460f0400			
	0x460f03ff			
CRYPTO0 (bit set)	0x460f0000	\backslash		-
	0x460effff			0
Peripherals (bit set)	0×46000000		CM4 ROM Table	0xe0100000
	0x45ffffff			0xe00ff000
	0x440f0400		and a	0xe0042000
	0x440f03ff	\mathbf{X}	ETM	0xe0041000
CRYPTO0 (bit clear)	0x440f0000		TPIU	
	0x440effff			0xe0040000
Peripherals (bit clear)	0x44000000		System Control Space	0xe000f000
	0x43ffffff		System Control Space	0xe000e000
	0x43e08000			0xe0003000
	0x43e07fff		FPB	
CRYPTO0 (bit-band)	0x43e00000		DWT	0xe0002000
	0x43dfffff		ITM	0xe0001000
Peripherals (bit-band)	0x42000000	`l	IIM	0xe0000000
	0x42000000			
	0x400f0400	1		1
	0x400f03ff			0x10040800
CRYPTO0	0x400f0000		RAM2	
	0x40010000		(code space)	
Peripherals	0x40000000			0x10040000
	0x40000000		RAM1 (code space)	
	0x24000000		(code space)	0x10020000
	0x23ffffff		RAMO	0/10020000
SRAM (bit-band)	0x23111111	/	(code space)	
	0x22000000 0x21ffffff			0x10000000
	0x20040800			0x0fe08400
			Chip config	
RAM2 (data space)	0x200407ff			0x0fe08000
	0x20040000		Lock bits	0x0fe04800
RAM1 (data space)	0x2003ffff	/		0x0fe04000
	0x20020000 0x2001ffff			0x0fe00800
RAM0 (data space)	0x20011111 0x20000000		User Data	
(data space)	0x1ffffff	, ,		0x0fe00000
	UXIITTTTT			0x00100000
Code				
			Flash (1024 KB)	
	000000000			
	0×00000000			0×00000000

Figure 3.2. EFR32FG12 Memory Map — Core Peripherals and Code Space

<400e6400	PRS	ίν Γ		0xfffffffe
(400e6000 (400e5400				0xe0100000
<400e5000	RMU	4 ` [CM4 Peripherals	0xe00fffff
<400e4400	СМИ		erritenpherale	0xe0000000
<400e3400	EMU			0xdfffffff
<400e3000 <400e2000	LDMA	1 [`] . L		0x460f0400
<400e1400	FPUEH		CRYPTO0 (bit set)	0x460f03ff
<400e1000	FPUEH		. ,	0x460f0000
<400e0800	MSC		Peripherals (bit set)	0x460effff
<40088400	RFSENSE	4 <u>`</u> L	· · · · · · · · ·	0x46000000
<40088000 <40087400				0x45ffffff
<40087000	AGC			0x440f0400
<40086800 <40086000	MODEM		CRYPTO0 (bit clear)	0x440f03ff
(40085400				0x440f0000
<40085000	PROTIMER		Peripherals (bit clear)	0x440effff
<40084400 <40084000	RAC		respicado (bie deal)	0×44000000
<40083400	SYNTH			0x43ffffff
<40083000 <40082400				0x43e08000
(40082000	CRC		CRYPTO0 (bit-band)	0x43e07fff
<40081400	BUFC		ekti 100 (bit-balld)	0x43e00000
<40081000 <40080400			Peripherals (bit-band)	0x43dfffff
<40080000	FRC		relipherals (bit-balld)	0×42000000
<40022400 <40022000	SMU			0x41ffffff
x4001f400	CCEN			0×400f0400
x4001f000	CSEN		CRYPTOO	0x400f03ff
<4001e400 <4001e000	CRYOTIMER	l J	CRYPTO0	0×400f0000
<4001d400	TRNG0			0x400effff
<4001d000 <4001c400		1	Peripherals	0×40000000
x4001c400	GPCRC			0x3fffffff
<4001a800	WTIMER1			0x24000000
<4001a400	WTIMERO			0x23ffffff
(40018800	TIMER1		SRAM (bit-band)	0x22000000
<40018400 <40018000	TIMERO			0x21ffffff
(40018000				0x20040800
x40010c00	USART3 USART2		RAM2	0x200407ff
<40010800 <40010400	USART1		(data space)	0x20040000
<40010000	USART0	4 / F	RAM1	0x2003ffff
x4000c800 x4000c400	12C1		(data space)	0x20020000
x4000c400	12C0		RAMO	0x2001ffff
<4000b000	GPIO		(data space)	0x20000000
<4000a000		1 / F	(4414 66400)	0x1fffffff
<40008000	VDAC0			0.11111111
<40006400 <40006000	IDAC0			
40002400	4000		Code	
<40002000	ADC0			
<40000800 <40000400	ACMP1			0.000000000
40000000	ACMP0			0×00000000

Figure 3.3. EFR32FG12 Memory Map — Peripherals

3.13 Configuration Summary

The features of the EFR32FG12 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

Table 3.2. Configuration Summary

Module	Configuration	Pin Connections
USART0	IrDA SmartCard	US0_TX, US0_RX, US0_CLK, US0_CS
USART1	IrDA I ² S SmartCard	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	IrDA SmartCard	US2_TX, US2_RX, US2_CLK, US2_CS
USART3	IrDA I ² S SmartCard	US3_TX, US3_RX, US3_CLK, US3_CS
TIMER0	with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	-	TIM1_CC[3:0]
WTIMER0	with DTI	WTIM0_CC[2:0], WTIM0_CDTI[2:0]
WTIMER1	-	WTIM1_CC[3:0]

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T_{AMB}=25 °C and V_{DD}= 3.3 V, by production test and/or technology characterization.
- Radio performance numbers are measured in conducted mode, based on Silicon Laboratories reference designs using output power-specific external RF impedance-matching networks for interfacing to a 50 Ω antenna.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

Refer to 4.1.2.1 General Operating Conditions for more details about operational supply and temperature limits.

4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.1. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Storage temperature range	T _{STG}		-50	_	150	°C
Voltage on any supply pin	V _{DDMAX}		-0.3	_	3.8	V
Voltage ramp rate on any supply pin	VDDRAMPMAX		_		1	V / µs
DC Voltage on any over-volt- age tolerant GPIO pin ¹	V _{DIGPIN}		-0.3	_	Min of 5.25 and IOVDD +2	V
			-0.3		IOVDD+0.3	V
Voltage on HFXO pins	VHFXOPIN		-0.3	_	1.4	V
Input RF level on pins 2G4RF_IOP and 2G4RF_ION	P _{RFMAX2G4}		_	_	10	dBm
Voltage differential between RF pins (2G4RF_IOP - 2G4RF_ION)	V _{MAXDIFF2G4}		-50	_	50	mV
Absolute Voltage on RF pins 2G4RF_IOP and 2G4RF_ION	V _{MAX2G4}		-0.3	_	3.3	V
Input RF level on pins SUBGRF_IP and SUBGRF_IN	P _{RFMAXSUBG}	C	1	-	10	dBm
Voltage differential between RF pins (SUBGRF_IP - SUBGRF_IN)	VMAXDIFFSUBG		-50	-	50	mV
Absolute Voltage on RF pins SUBGRF_IP, SUBGRF_IN, SUBGRF_OP, and SUBGRF_ON	V _{MAXSUBG}		-0.3	-	3.3	V
Total current into VDD power lines	IVDDMAX	Source	_	-	200	mA
Total current into VSS	I _{VSSMAX}	Sink		_	200	mA
ground lines		Sink	_	_	200	mA
Current per I/O pin	I _{IOMAX}	Sink			50	mA
		Source	_	_	50	mA
Current for all I/O pins	I _{IOALLMAX}	Sink			200	mA
		Source	_		200	mA
Junction Temperature	TJ	-G grade devices	-40	_	105	°C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Note: 1. When a GPIO pin is route	ed to the analog mo	odule through the APORT, the maxin	num voltage =	= IOVDD.		

4.1.2 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- VREGVDD must be the highest voltage in the system
- VREGVDD = AVDD
- DVDD ≤ AVDD
- IOVDD ≤ AVDD
- RFVDD ≤ AVDD
- PAVDD ≤ AVDD

4.1.2.1 General Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Ambient tempera- ture range	T _A	-G temperature grade	-40	25	85	°C
AVDD Supply voltage ³	V _{AVDD}		1.8	3.3	3.8	V
VREGVDD Operating supply	V _{VREGVDD}	DCDC in regulation	2.4	3.3	3.8	V
voltage ^{3 1}		DCDC in bypass 50mA load	1.8	3.3	3.8	V
		DCDC not in use. DVDD external- ly shorted to VREGVDD	1.8	3.3	3.8	V
VREGVDD Current	I _{VREGVDD}	DCDC in bypass	_	_	200	mA
RFVDD Operating supply voltage	Vrfvdd		1.62	_	V _{VREGVDD}	V
DVDD Operating supply volt- age	V _{DVDD}		1.62	_	V _{VREGVDD}	V
PAVDD Operating supply voltage	V _{PAVDD}		1.62	-	V _{VREGVDD}	V
IOVDD Operating supply voltage	VIOVDD		1.62	-	V _{VREGVDD}	V
Difference between AVDD and VREGVDD, ABS(AVDD- VREGVDD) ²	dV _{DD}		-		0.1	V
Core Clock Frequency	f _{CORE}	FWAIT = 1, VSCALE=0	_	-	40	MHz
		FWAIT = 0, VSCALE = 2	_	-	20	MHz

Table 4.2. General Operating Conditions

Note:

1. The minimum voltage required in bypass mode is calculated using R_{BYP} from the DCDC specification table. Requirements for other loads can be calculated as V_{DVDD_min}+I_{LOAD} * R_{BYP_max}

2. AVDD and VREGVDD pins should be physically shorted.

3. VREGVDD must be tied to AVDD. Both VREGVDD and AVDD minimum voltages must be satisfied for the part to operate.

4.1.3 Thermal Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Thermal Resistance	THETA _{JA}	QFN48 Package, 2-Layer PCB, Air velocity = 0 m/s	—	TBD	_	°C/W
		QFN48 Package, 2-Layer PCB, Air velocity = 1 m/s	—	TBD	_	°C/W
		QFN48 Package, 2-Layer PCB, Air velocity = 2 m/s	_	TBD	_	°C/W
		QFN48 Package, 4-Layer PCB, Air velocity = 0 m/s	_	TBD	_	°C/W
		QFN48 Package, 4-Layer PCB, Air velocity = 1 m/s	_	TBD	_	°C/W
		QFN48 Package, 4-Layer PCB, Air velocity = 2 m/s	_	TBD	_	°C/W
		BGA125 Package, 2-Layer PCB, Air velocity = 0 m/s	_	TBD	_	°C/W
		BGA125 Package, 2-Layer PCB, Air velocity = 1 m/s	_	TBD	_	°C/W
		BGA125 Package, 2-Layer PCB, Air velocity = 2 m/s	_	TBD	_	°C/W
		BGA125 Package, 4-Layer PCB, Air velocity = 0 m/s	_	TBD	_	°C/W
		BGA125 Package, 4-Layer PCB, Air velocity = 1 m/s	-	TBD	_	°C/W
		BGA125 Package, 4-Layer PCB, Air velocity = 2 m/s		TBD		°C/W

Table 4.3. Thermal Characteristics

4.1.4 DC-DC Converter

Test conditions: L_DCDC=4.7 µH (Murata LQH3NPN4R7MM0L), C_DCDC=4.7 µF (Murata GRM188R71A105KA61D), V_DCDC_I=3.3 V, V_DCDC_O=1.8 V, I_DCDC_LOAD=50 mA, Heavy Drive configuration, F_DCDC_LN=7 MHz, unless otherwise indicated.

Table 4.4. DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{DCDC_I}	Bypass mode, I _{DCDC_LOAD} = 50 mA	1.8	-	V _{VREGVDD} MAX	V
		Low noise (LN) mode, 1.8 V out- put, I _{DCDC_LOAD} = 100 mA, or Low power (LP) mode, 1.8 V out- put, I _{DCDC_LOAD} = 10 mA	TBD	_	Vvregvdd_ Max	V
		Low noise (LN) mode, 1.8 V out- put, I _{DCDC_LOAD} = 200 mA	TBD	_	V _{VREGVDD} MAX	V
Output voltage programma- ble range ¹	V _{DCDC_0}		1.8	-	V _{VREGVDD}	V
Regulation DC Accuracy	ACC _{DC}	Low Noise (LN) mode, 1.8 V tar- get output	TBD	-	TBD	V
Regulation Window ⁴	WIN _{REG}	Low Power (LP) mode, LPCMPBIASEMxx ³ = 0, 1.8 V tar- get output, I _{DCDC_LOAD} \leq 75 µA	TBD	_	TBD	V
		Low Power (LP) mode, LPCMPBIASEMxx ³ = 3, 1.8 V tar- get output, I _{DCDC_LOAD} ≤ 10 mA	TBD	_	TBD	V
Steady-state output ripple	V _R	Radio disabled.	-	3	_	mVpp
Output voltage under/over- shoot	V _{OV}	CCM Mode (LNFORCECCM ³ = 1), Load changes between 0 mA and 100 mA	-	-	TBD	mV
		DCM Mode (LNFORCECCM ³ = 0), Load changes between 0 mA and 10 mA	-	-	TBD	mV
		Overshoot during LP to LN CCM/DCM mode transitions com- pared to DC level in LN mode	-	200	-	mV
		Undershoot during BYP/LP to LN CCM (LNFORCECCM ³ = 1) mode transitions compared to DC level in LN mode	-	50		mV
		Undershoot during BYP/LP to LN DCM (LNFORCECCM ³ = 0) mode transitions compared to DC level in LN mode	_	125	-	mV
DC line regulation	V _{REG}	Input changes between V _{VREGVDD_MAX} and 2.4 V	_	0.1	-	%
DC load regulation	I _{REG}	Load changes between 0 mA and 100 mA in CCM mode	_	0.1	-	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max load current	ILOAD_MAX	Low noise (LN) mode, Heavy Drive ²	_	_	TBD	mA
		Low noise (LN) mode, Medium Drive ²	_	_	TBD	mA
		Low noise (LN) mode, Light Drive ²	_	_	TBD	mA
		Low power (LP) mode, LPCMPBIASEMxx ³ = 0	_	_	TBD	μA
		Low power (LP) mode, LPCMPBIASEMxx ³ = 3	_		TBD	mA
DCDC nominal output ca- pacitor	C _{DCDC}	25% tolerance	1	4.7	4.7	μF
DCDC nominal output induc- tor	L _{DCDC}	20% tolerance	4.7	4.7	4.7	μH
Resistance in Bypass mode	R _{BYP}			1.2	TBD	Ω

Note:

1. Due to internal dropout, the DC-DC output will never be able to reach its input voltage, V_{VREGVDD}

2. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=NFETCNT=15.

3. In EMU_DCDCMISCCTRL register

4. LP mode controller is a hysteretic controller that maintains the output voltage within the specified limits

4.1.5 Current Consumption

4.1.5.1 Current Consumption 3.3 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = RFVDD = PAVDD = 3.3 V. T_{OP} = $25 \degree$ C. DCDC is off. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T_{OP} = $25 \degree$ C.

Table 4.5. Current Consumption 3.3 V without DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals dis- abled	IACTIVE	38.4 MHz crystal, CPU running while loop from flash ¹	—	129	_	µA/MHz
		38 MHz HFRCO, CPU running Prime from flash	_	99	_	µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	99	TBD	µA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	123	_	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	101	TBD	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	277	TBD	µA/MHz
Current consumption in EM0 mode with all peripherals dis- abled and voltage scaling enabled	I _{ACTIVE_VS}	19 MHz HFRCO, CPU running while loop from flash	_	TBD	_	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	234	_	µA/MHz
Current consumption in EM1	I _{EM1}	38.4 MHz crystal ¹	-	80	_	µA/MHz
mode with all peripherals dis- abled and voltage scaling		38 MHz HFRCO	-	50	TBD	µA/MHz
enabled		26 MHz HFRCO		52	TBD	µA/MHz
		1 MHz HFRCO	—	228	TBD	µA/MHz
Current consumption in EM1 mode with all peripherals disabled	I _{EM1_VS}	19 MHz HFRCO	—	TBD	_	µA/MHz
		1 MHz HFRCO	—	193	—	µA/MHz
Current consumption in EM2 mode, with votage scaling enabled.	IEM2_VS	Full RAM retention and RTCC running from LFXO	-	3.0	-	μΑ
		Full RAM retention and RTCC running from LFRCO	_	3.3	-	μΑ
		1 bank RAM retention and RTCC running from LFRCO	_	2.4	TBD	μΑ
Current consumption in EM3 mode, with voltage scaling enabled.	I _{EM3_VS}	Full RAM retention and CRYO- TIMER running from ULFRCO	—	2.7	TBD	μΑ
Current consumption in EM4H mode, with voltage scaling enabled.	IEM4H_VS	128 byte RAM retention, RTCC running from LFXO	_	1.1	_	μΑ
		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	0.6	_	μΑ
		128 byte RAM retention, no RTCC	_	0.5	TBD	μA

EFR32FG12 Flex Gecko Proprietary Protocol SoC Family Data Sheet Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Current consumption in EM4S mode	I _{EM4S}	No RAM retention, no RTCC	_	0.1	TBD	μA
Note: 1.CMU HFXOCTRL LO	WPOWER=0.					

4.1.5.2 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD = 1.8 V DC-DC output. T_{OP} = 25 °C. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T_{OP} = 25 °C.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals dis- abled, DCDC in Low Noise DCM mode ² .	IACTIVE_DCM	38.4 MHz crystal, CPU running while loop from flash ⁴	-	TBD	_	µA/MHz
		38 MHz HFRCO, CPU running Prime from flash	_	66	_	µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	66	_	µA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	TBD	_	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	TBD	_	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	TBD	_	µA/MHz
Current consumption in EM0 mode with all peripherals dis-	IACTIVE_CCM	38.4 MHz crystal, CPU running while loop from flash ⁴	—	TBD	_	µA/MHz
abled, DCDC in Low Noise CCM mode ¹ .		38 MHz HFRCO, CPU running Prime from flash	_	TBD	_	µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	-	TBD	_	µA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	-	TBD	_	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	-	TBD	_	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	-	TBD	_	µA/MHz
Current consumption in EM0 mode with all peripherals dis- abled and voltage scaling enabled, DCDC in Low Noise CCM mode ¹ .	IACTIVE_CCM_VS	19 MHz HFRCO, CPU running while loop from flash	-	TBD	-	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	TBD		µA/MHz
Current consumption in EM1 mode with all peripherals dis- abled, DCDC in Low Noise DCM mode ² .	IEM1_DCM	38.4 MHz crystal ⁴	_	TBD		µA/MHz
		38 MHz HFRCO	_	36		µA/MHz
		26 MHz HFRCO	_	43	-	µA/MHz
		1 MHz HFRCO	_	TBD	_	µA/MHz
Current consumption in EM1 mode with all peripherals dis- abled and voltage scaling enabled, DCDC in Low Noise DCM mode ² .	IEM1_DCM_VS	19 MHz HFRCO	_	TBD	_	µA/MHz
		1 MHz HFRCO	-	TBD	_	µA/MHz

Table 4.6. Current Consumption 3.3 V using DC-DC Converter