



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



EFR32xG12 Wireless Gecko Reference Manual



The Wireless Gecko portfolio of SoCs (EFR32) include Mighty Gecko (EFR32MG12), Blue Gecko (EFR32BG12), and Flex Gecko (EFR32FG12) families. With support for Zigbee®, Thread, Bluetooth Low Energy (BLE) and proprietary protocols, the Wireless Gecko portfolio is ideal for enabling energy-friendly wireless networking for IoT devices.

The single-die solution provides industry-leading energy efficiency, ultra-fast wakeup times, a scalable high-power amplifier, an integrated balun and no-compromise MCU features.

KEY FEATURES

- 32-bit ARM® Cortex-M4 core with 40 MHz maximum operating frequency
- Scalable Memory and Radio configuration options available in several footprint compatible QFN packages
- 12-channel Peripheral Reflex System enabling autonomous interaction of MCU peripherals
- Autonomous Hardware Crypto Accelerator and Random Number Generator
- Integrated balun for 2.4 GHz and integrated PA with up to 19.5 dBm transmit power for 2.4 GHz and 20 dBm transmit power for Sub-GHz radios
- Integrated DC-DC with RF noise mitigation




Table of Contents

1. About This Document	28
1.1 Introduction	.28
1.2 Conventions	.28
1.3 Related Documentation	.29
2. System Overview	30
2.1 Introduction	.30
2.2 Block Diagrams	.31
2.3 MCU Features Overview	.32
2.4 Oscillators and Clocks	.34
2.5 RF Frequency Synthesizer	.34
2.6 Modulation Modes	.34
2.7 Transmit Mode	.35
2.8 Receive Mode	.35
2.9 Data Buffering	.35
2.10 Unbuffered Data Transfer	.35
2.11 Frame Format Support	.36
2.12 Hardware CRC Support	.36
2.13 Convolutional Encoding / Decoding	.36
2.14 Binary Block Encoding / Decoding	.36
2.15 Data Encryption and Authentication	.37
2.16 Timers	.38
2.17 RF Test Modes	.38
3. System Processor	39
3.1 Introduction	.39
3.2 Features	.40
3.3 Functional Description	.40
3.3.1 Interrupt Operation	.41
3.3.2 Interrupt Request Lines (IRQ)	.42
4. Memory and Bus System	44
4.1 Introduction	.45
4.2 Functional Description	.46
4.2.1 Peripheral Non-Word Access Behavior	.48
4.2.2 Bit-banding	.48
4.2.3 Peripheral Bit Set and Clear	.49
4.2.4 Peripherals	.50
4.2.5 Bus Matrix	.51
4.3 Access to Low Energy Peripherals (Asynchronous Registers)	.54

4.3.1	Writing	.55
4.3.2	Reading	.57
4.3.3	FREEZE Register	.57
4.4	Flash	.57
4.5	SRAM	.58
4.6	DI Page Entry Map	.59
4.7	DI Page Entry Description	.61
4.7.1	CAL - CRC of DI-page and calibration temperature	.61
4.7.2	EXTINFO - External Component description	.62
4.7.3	EUI48L - EUI48 OUI and Unique identifier	.63
4.7.4	EUI48H - OUI	.63
4.7.5	CUSTOMINFO - Custom information	.63
4.7.6	MEMINFO - Flash page size and misc. chip information	.64
4.7.7	UNIQUEL - Low 32 bits of device unique number	.65
4.7.8	UNIQUEH - High 32 bits of device unique number	.65
4.7.9	MSIZE - Flash and SRAM Memory size in kB	.65
4.7.10	PART - Part description	.66
4.7.11	DEVINFOREV - Device information page revision	.68
4.7.12	EMUTEMP - EMU Temperature Calibration Information	.68
4.7.13	ADC0CAL0 - ADC0 calibration register 0	.69
4.7.14	ADC0CAL1 - ADC0 calibration register 1	.70
4.7.15	ADC0CAL2 - ADC0 calibration register 2	.71
4.7.16	ADC0CAL3 - ADC0 calibration register 3	.71
4.7.17	HFRCCAL0 - HFRCO Calibration Register (4 MHz)	.72
4.7.18	HFRCCAL3 - HFRCO Calibration Register (7 MHz)	.73
4.7.19	HFRCCAL6 - HFRCO Calibration Register (13 MHz)	.74
4.7.20	HFRCCAL7 - HFRCO Calibration Register (16 MHz)	.75
4.7.21	HFRCCAL8 - HFRCO Calibration Register (19 MHz)	.76
4.7.22	HFRCCAL10 - HFRCO Calibration Register (26 MHz)	.77
4.7.23	HFRCCAL11 - HFRCO Calibration Register (32 MHz)	.78
4.7.24	HFRCCAL12 - HFRCO Calibration Register (38 MHz)	.79
4.7.25	AUXHFRCCAL0 - AUXHFRCO Calibration Register (4 MHz)	.80
4.7.26	AUXHFRCCAL3 - AUXHFRCO Calibration Register (7 MHz)	.81
4.7.27	AUXHFRCCAL6 - AUXHFRCO Calibration Register (13 MHz)	.82
4.7.28	AUXHFRCCAL7 - AUXHFRCO Calibration Register (16 MHz)	.83
4.7.29	AUXHFRCCAL8 - AUXHFRCO Calibration Register (19 MHz)	.84
4.7.30	AUXHFRCCAL10 - AUXHFRCO Calibration Register (26 MHz)	.85
4.7.31	AUXHFRCCAL11 - AUXHFRCO Calibration Register (32 MHz)	.86
4.7.32	AUXHFRCCAL12 - AUXHFRCO Calibration Register (38 MHz)	.87
4.7.33	VMONCAL0 - VMON Calibration Register 0	.88
4.7.34	VMONCAL1 - VMON Calibration Register 1	.89
4.7.35	VMONCAL2 - VMON Calibration Register 2	.90
4.7.36	IDAC0CAL0 - IDAC0 Calibration Register 0	.91
4.7.37	IDAC0CAL1 - IDAC0 Calibration Register 1	.92
4.7.38	DCDCLNVCTRL0 - DCDC Low-noise VREF Trim Register 0	.92
4.7.39	DCDCLPVCTRL0 - DCDC Low-power VREF Trim Register 0	.93
4.7.40	DCDCLPVCTRL1 - DCDC Low-power VREF Trim Register 1	.94

4.7.41	DCDCLPVCTRL2 - DCDC Low-power VREF Trim Register 295
4.7.42	DCDCLPVCTRL3 - DCDC Low-power VREF Trim Register 396
4.7.43	DCDCLPCMPHYSSEL0 - DCDC LPCMPHYSSEL Trim Register 096
4.7.44	DCDCLPCMPHYSSEL1 - DCDC LPCMPHYSSEL Trim Register 197
4.7.45	VDAC0MAINCAL - VDAC0 Cals for Main Path98
4.7.46	VDAC0ALTCAL - VDAC0 Cals for Alternate Path99
4.7.47	VDAC0CH1CAL - VDAC0 CH1 Error Cal	100
4.7.48	OPA0CAL0 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=1	101
4.7.49	OPA0CAL1 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=1	102
4.7.50	OPA0CAL2 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=1	103
4.7.51	OPA0CAL3 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=1	104
4.7.52	OPA1CAL0 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=1	105
4.7.53	OPA1CAL1 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=1	106
4.7.54	OPA1CAL2 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=1	107
4.7.55	OPA1CAL3 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=1	108
4.7.56	OPA2CAL0 - OPA2 Calibration Register for DRIVESTRENGTH 0, INCBW=1	109
4.7.57	OPA2CAL1 - OPA2 Calibration Register for DRIVESTRENGTH 1, INCBW=1	110
4.7.58	OPA2CAL2 - OPA2 Calibration Register for DRIVESTRENGTH 2, INCBW=1	111
4.7.59	OPA2CAL3 - OPA2 Calibration Register for DRIVESTRENGTH 3, INCBW=1	112
4.7.60	CSENGAINCAL - Cap Sense Gain Adjustment	113
4.7.61	OPA0CAL4 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=0	114
4.7.62	OPA0CAL5 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=0	115
4.7.63	OPA0CAL6 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=0	116
4.7.64	OPA0CAL7 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=0	117
4.7.65	OPA1CAL4 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=0	118
4.7.66	OPA1CAL5 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=0	119
4.7.67	OPA1CAL6 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=0	120
4.7.68	OPA1CAL7 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=0	121
4.7.69	OPA2CAL4 - OPA2 Calibration Register for DRIVESTRENGTH 0, INCBW=0	122
4.7.70	OPA2CAL5 - OPA2 Calibration Register for DRIVESTRENGTH 1, INCBW=0	123
4.7.71	OPA2CAL6 - OPA2 Calibration Register for DRIVESTRENGTH 2, INCBW=0	124
4.7.72	OPA2CAL7 - OPA2 Calibration Register for DRIVESTRENGTH 3, INCBW=0	125
5.	Radio Transceiver	126
5.1	Introduction.	127
6.	DBG - Debug Interface	128
6.1	Introduction.	128
6.2	Features.	128
6.3	Functional Description	128
6.3.1	Debug Pins.	129
6.3.2	Embedded Trace Macrocell V3.5 (ETM)	129
6.3.3	Debug and EM2 Deep Sleep/EM3 Stop	129
6.3.4	Authentication Access Point	129
6.3.5	Debug Lock	130
6.3.6	AAP Lock	130
6.3.7	Debugger Reads of Actionable Registers	131
6.3.8	Debug Recovery	131

6.4	Register Map	131
6.5	Register Description	132
6.5.1	AAP_CMD - Command Register	132
6.5.2	AAP_CMDKEY - Command Key Register	132
6.5.3	AAP_STATUS - Status Register	133
6.5.4	AAP_CTRL - Control Register	133
6.5.5	AAP_CRCCMD - CRC Command Register	134
6.5.6	AAP_CRCSTATUS - CRC Status Register	134
6.5.7	AAP_CRCADDR - CRC Address Register	135
6.5.8	AAP_CRCRESULT - CRC Result Register	135
6.5.9	AAP_IDR - AAP Identification Register	136
7.	MSC - Memory System Controller	137
7.1	Introduction.	137
7.2	Features.	138
7.3	Functional Description	139
7.3.1	User Data (UD) Page Description	139
7.3.2	Lock Bits (LB) Page Description.	140
7.3.3	Device Information (DI) Page	141
7.3.4	Bootloader	141
7.3.5	Device Revision	141
7.3.6	Post-reset Behavior	141
7.3.7	Flash Startup	142
7.3.8	Wait-states	142
7.3.9	Suppressed Conditional Branch Target Prefetch (SCBTP)	143
7.3.10	Cortex-M4 If-Then Block Folding	143
7.3.11	Instruction Cache	144
7.3.12	Low Voltage Flash Read	145
7.3.13	Bank Switching Operation	145
7.3.14	Erase and Write Operations.	146
7.4	Register Map	147
7.5	Register Description.	148
7.5.1	MSC_CTRL - Memory System Control Register	148
7.5.2	MSC_READCTRL - Read Control Register	149
7.5.3	MSC_WRITECTRL - Write Control Register	150
7.5.4	MSC_WRITECMD - Write Command Register	151
7.5.5	MSC_ADDRB - Page Erase/Write Address Buffer	152
7.5.6	MSC_WDATA - Write Data Register	152
7.5.7	MSC_STATUS - Status Register	153
7.5.8	MSC_IF - Interrupt Flag Register	154
7.5.9	MSC_IFS - Interrupt Flag Set Register	155
7.5.10	MSC_IFC - Interrupt Flag Clear Register	156
7.5.11	MSC_IEN - Interrupt Enable Register	157
7.5.12	MSC_LOCK - Configuration Lock Register	158
7.5.13	MSC_CACHECMD - Flash Cache Command Register	159
7.5.14	MSC_CACHEHITS - Cache Hits Performance Counter	159
7.5.15	MSC_CACHEMISSES - Cache Misses Performance Counter	160

7.5.16	MSC_MASSLOCK - Mass Erase Lock Register	161
7.5.17	MSC_STARTUP - Startup Control	162
7.5.18	MSC_BANKSWITCHLOCK - Bank Switching Lock Register	163
7.5.19	MSC_CMD - Command Register	164
7.5.20	MSC_BOOTLOADERCTRL - Bootloader Read and Write Enable, Write Once Register	164
7.5.21	MSC_AAPUNLOCKCMD - Software Unlock AAP Command Register	165
7.5.22	MSC_CACHECONFIG0 - Cache Configuration Register 0	166
7.5.23	MSC_RAMCTRL - RAM Control Enable Register	167
8.	LDMA - Linked DMA Controller	168
8.1	Introduction	168
8.1.1	Features	169
8.2	Block Diagram	170
8.3	Functional Description	171
8.3.1	Channel Descriptor	171
8.3.2	Channel Configuration	176
8.3.3	Channel Select Configuration	176
8.3.4	Starting a Transfer	176
8.3.5	Managing Transfer Errors	177
8.3.6	Arbitration	177
8.3.7	Channel Descriptor Data Structure	180
8.3.8	Interaction With the EMU	182
8.3.9	Interrupts	183
8.3.10	Debugging	183
8.4	Examples	183
8.4.1	Single Direct Register DMA Transfer	183
8.4.2	Descriptor Linked List	184
8.4.3	Single Descriptor Looped Transfer	186
8.4.4	Descriptor List With Looping	187
8.4.5	Simple Inter-Channel Synchronization	188
8.4.6	2D Copy	190
8.4.7	Ping-Pong	192
8.4.8	Scatter-Gather	193
8.5	Register Map	194
8.6	Register Description	195
8.6.1	LDMA_CTRL - DMA Control Register	195
8.6.2	LDMA_STATUS - DMA Status Register	196
8.6.3	LDMA_SYNC - DMA Synchronization Trigger Register (Single-Cycle RMW)	197
8.6.4	LDMA_CHEN - DMA Channel Enable Register (Single-Cycle RMW)	197
8.6.5	LDMA_CHBUSY - DMA Channel Busy Register	198
8.6.6	LDMA_CHDONE - DMA Channel Linking Done Register (Single-Cycle RMW)	198
8.6.7	LDMA_DBGHALT - DMA Channel Debug Halt Register	199
8.6.8	LDMA_SWREQ - DMA Channel Software Transfer Request Register	199
8.6.9	LDMA_REQDIS - DMA Channel Request Disable Register	200
8.6.10	LDMA_REQPEND - DMA Channel Requests Pending Register	200
8.6.11	LDMA_LINKLOAD - DMA Channel Link Load Register	201
8.6.12	LDMA_REQCLEAR - DMA Channel Request Clear Register	201

8.6.13	LDMA_IF - Interrupt Flag Register	202
8.6.14	LDMA_IFS - Interrupt Flag Set Register	202
8.6.15	LDMA_IFC - Interrupt Flag Clear Register	203
8.6.16	LDMA_IEN - Interrupt Enable Register	203
8.6.17	LDMA_CHx_REQSEL - Channel Peripheral Request Select Register	204
8.6.18	LDMA_CHx_CFG - Channel Configuration Register	208
8.6.19	LDMA_CHx_LOOP - Channel Loop Counter Register	209
8.6.20	LDMA_CHx_CTRL - Channel Descriptor Control Word Register	210
8.6.21	LDMA_CHx_SRC - Channel Descriptor Source Data Address Register	213
8.6.22	LDMA_CHx_DST - Channel Descriptor Destination Data Address Register	213
8.6.23	LDMA_CHx_LINK - Channel Descriptor Link Structure Address Register	214
9.	RMU - Reset Management Unit.	215
9.1	Introduction.	215
9.2	Features.	215
9.3	Functional Description	216
9.3.1	Reset Levels	217
9.3.2	RMU_RSTCAUSE Register	218
9.3.3	Power-On Reset (POR)	219
9.3.4	Brown-Out Detector (BOD)	219
9.3.5	RESETn Pin Reset	220
9.3.6	Watchdog Reset	220
9.3.7	Lockup Reset	220
9.3.8	System Reset Request.	220
9.3.9	Reset State	220
9.3.10	Register Reset Signals	220
9.4	Register Map	222
9.5	Register Description.	223
9.5.1	RMU_CTRL - Control Register	223
9.5.2	RMU_RSTCAUSE - Reset Cause Register	225
9.5.3	RMU_CMD - Command Register	226
9.5.4	RMU_RST - Reset Control Register	226
9.5.5	RMU_LOCK - Configuration Lock Register	227
10.	EMU - Energy Management Unit.	228
10.1	Introduction	228
10.2	Features	229
10.3	Functional Description	230
10.3.1	Energy Modes	231
10.3.2	Entering Low Energy Modes	235
10.3.3	Exiting a Low Energy Mode	237
10.3.4	Power Configurations	238
10.3.5	DC-to-DC Interface	242
10.3.6	Analog Peripheral Power Selection	244
10.3.7	Digital LDO Power Selection	245
10.3.8	IOVDD Connection.	245
10.3.9	Voltage Scaling	246

10.3.10	EM23 Peripheral Retention Disable	248
10.3.11	Brown Out Detector (BOD).	248
10.3.12	Voltage Monitor (VMON)	249
10.3.13	Powering Off SRAM Blocks	250
10.3.14	Temperature Sensor	250
10.3.15	Registers latched in EM4	251
10.3.16	Register Resets	251
10.4	Register Map.	252
10.5	Register Description	254
10.5.1	EMU_CTRL - Control Register	254
10.5.2	EMU_STATUS - Status Register	256
10.5.3	EMU_LOCK - Configuration Lock Register	258
10.5.4	EMU_RAM0CTRL - Memory Control Register	259
10.5.5	EMU_CMD - Command Register	260
10.5.6	EMU_EM4CTRL - EM4 Control Register	261
10.5.7	EMU_TEMPLIMITS - Temperature Limits for Interrupt Generation	262
10.5.8	EMU_TEMP - Value of Last Temperature Measurement	262
10.5.9	EMU_IF - Interrupt Flag Register	263
10.5.10	EMU_IFS - Interrupt Flag Set Register	265
10.5.11	EMU_IFC - Interrupt Flag Clear Register	267
10.5.12	EMU_IEN - Interrupt Enable Register	269
10.5.13	EMU_PWRLOCK - Regulator and Supply Lock Register	271
10.5.14	EMU_PWRCFG - Power Configuration Register	272
10.5.15	EMU_PWRCTRL - Power Control Register	273
10.5.16	EMU_DCDCCTRL - DCDC Control	274
10.5.17	EMU_DCDCMISCCTRL - DCDC Miscellaneous Control Register	275
10.5.18	EMU_DCDCZDETCTRL - DCDC Power Train NFET Zero Current Detector Control Register	277
10.5.19	EMU_DCDCCLIMCTRL - DCDC Power Train PFET Current Limiter Control Register	278
10.5.20	EMU_DCDCLNCOMPCTRL - DCDC Low Noise Compensator Control Register	279
10.5.21	EMU_DCDCLNVCTRL - DCDC Low Noise Voltage Register	280
10.5.22	EMU_DCDCLPVCTRL - DCDC Low Power Voltage Register	281
10.5.23	EMU_DCDCLPCTRL - DCDC Low Power Control Register	282
10.5.24	EMU_DCDCLNFREQCTRL - DCDC Low Noise Controller Frequency Control	283
10.5.25	EMU_DCDCSYNC - DCDC Read Status Register	283
10.5.26	EMU_VMONAVDDCTRL - VMON AVDD Channel Control	284
10.5.27	EMU_VMONALTAVDDCTRL - Alternate VMON AVDD Channel Control	285
10.5.28	EMU_VMONDVDDCTRL - VMON DVDD Channel Control	286
10.5.29	EMU_VMONIO0CTRL - VMON IOVDD0 Channel Control	287
10.5.30	EMU_RAM1CTRL - Memory Control Register	288
10.5.31	EMU_RAM2CTRL - Memory Control Register	289
10.5.32	EMU_DCDCLPEM01CFG - Configuration Bits for Low Power Mode to Be Applied During EM01, This Field is Only Relevant If LP Mode is Used in EM01	290
10.5.33	EMU_EM23PERNORETAINCMD - Clears Corresponding Bits in EM23PERNORETAINSTATUS Unlocking Access to Peripheral	291
10.5.34	EMU_EM23PERNORETAINSTATUS - Status Indicating If Peripherals Were Powered Down in EM23, Subsequently Locking Access to It	293

10.5.35	EMU_EM23PERNORETAINCTRL - When Set Corresponding Peripherals May Get Powered Down in EM23	295
---------	---	-----

11.	CMU - Clock Management Unit	297
11.1	Introduction	297
11.2	Features	297
11.3	Functional Description.	298
11.3.1	System Clocks	299
11.3.2	Oscillators.	302
11.3.3	Configuration for Operating Frequencies	320
11.3.4	Energy Modes	321
11.3.5	Clock Output on a Pin.	322
11.3.6	Clock Input From a Pin	322
11.3.7	Clock Output on PRS	322
11.3.8	Error Handling	322
11.3.9	Interrupts	322
11.3.10	Wake-up.	323
11.3.11	Protection	323
11.4	Register Map.	324
11.5	Register Description	326
11.5.1	CMU_CTRL - CMU Control Register	326
11.5.2	CMU_HFRCOCTRL - HFRCO Control Register	328
11.5.3	CMU_AUXHFRCOCTRL - AUXHFRCO Control Register	330
11.5.4	CMU_LFRCOCTRL - LFRCO Control Register	331
11.5.5	CMU_HFXOCTRL - HFXO Control Register	333
11.5.6	CMU_HFXOSTARTUPCTRL - HFXO Startup Control	335
11.5.7	CMU_HFXOSTEADYSTATECTRL - HFXO Steady State Control	336
11.5.8	CMU_HFXOTIMEOUTCTRL - HFXO Timeout Control	337
11.5.9	CMU_LFXOCTRL - LFXO Control Register	340
11.5.10	CMU_CALCTRL - Calibration Control Register	342
11.5.11	CMU_CALCNT - Calibration Counter Register	344
11.5.12	CMU_OSCENCMD - Oscillator Enable/Disable Command Register	345
11.5.13	CMU_CMD - Command Register	346
11.5.14	CMU_DBGCLKSEL - Debug Trace Clock Select	347
11.5.15	CMU_HFCLKSEL - High Frequency Clock Select Command Register	347
11.5.16	CMU_LFACLKSEL - Low Frequency A Clock Select Register	348
11.5.17	CMU_LFBCLKSEL - Low Frequency B Clock Select Register	348
11.5.18	CMU_LFECLKSEL - Low Frequency E Clock Select Register	349
11.5.19	CMU_STATUS - Status Register	350
11.5.20	CMU_HFCLKSTATUS - HFCLK Status Register	352
11.5.21	CMU_HFXOTRIMSTATUS - HFXO Trim Status	353
11.5.22	CMU_IF - Interrupt Flag Register	354
11.5.23	CMU_IFS - Interrupt Flag Set Register	356
11.5.24	CMU_IFC - Interrupt Flag Clear Register	358
11.5.25	CMU_IEN - Interrupt Enable Register	360
11.5.26	CMU_HFBUSCLKEN0 - High Frequency Bus Clock Enable Register 0	361
11.5.27	CMU_HFPERCLKEN0 - High Frequency Peripheral Clock Enable Register 0	362

11.5.28	CMU_HFRADIOALTCLKEN0 - High Frequency Alternate Radio Peripheral Clock Enable Register 0	363
11.5.29	CMU_LFACLKEN0 - Low Frequency a Clock Enable Register 0 (Async Reg)	364
11.5.30	CMU_LFBCLKEN0 - Low Frequency B Clock Enable Register 0 (Async Reg)	364
11.5.31	CMU_LFECLKEN0 - Low Frequency E Clock Enable Register 0 (Async Reg)	365
11.5.32	CMU_HFPRESC - High Frequency Clock Prescaler Register	366
11.5.33	CMU_HFCOREPRESC - High Frequency Core Clock Prescaler Register	367
11.5.34	CMU_HFPERPRESC - High Frequency Peripheral Clock Prescaler Register	367
11.5.35	CMU_HFRADIOPRESC - High Frequency Radio Peripheral Clock Prescaler Register	368
11.5.36	CMU_HFEXPPRESC - High Frequency Export Clock Prescaler Register	368
11.5.37	CMU_LFAPRESC0 - Low Frequency a Prescaler Register 0 (Async Reg)	369
11.5.38	CMU_LFBPRESC0 - Low Frequency B Prescaler Register 0 (Async Reg)	370
11.5.39	CMU_LFEPRESC0 - Low Frequency E Prescaler Register 0 (Async Reg)	371
11.5.40	CMU_HFRADIOALTPRESC - High Frequency Alternate Radio Peripheral Clock Prescaler Register	371
11.5.41	CMU_SYNCBUSY - Synchronization Busy Register	372
11.5.42	CMU_FREEZE - Freeze Register	375
11.5.43	CMU_PCNTCTRL - PCNT Control Register	376
11.5.44	CMU_ADCCTRL - ADC Control Register	377
11.5.45	CMU_ROUTEPEN - I/O Routing Pin Enable Register	378
11.5.46	CMU_ROUTELOC0 - I/O Routing Location Register	379
11.5.47	CMU_ROUTELOC1 - I/O Routing Location Register	380
11.5.48	CMU_LOCK - Configuration Lock Register	381
12.	SMU - Security Management Unit	382
12.1	Introduction	382
12.2	Features	382
12.3	Functional Description	383
12.3.1	PPU - Peripheral Protection Unit	383
12.3.2	Programming Model	384
12.4	Register Map.	385
12.5	Register Description	386
12.5.1	SMU_IF - Interrupt Flag Register	386
12.5.2	SMU_IFS - Interrupt Flag Set Register	386
12.5.3	SMU_IFC - Interrupt Flag Clear Register	387
12.5.4	SMU_IEN - Interrupt Enable Register	387
12.5.5	SMU_PPUCTRL - PPU Control Register	388
12.5.6	SMU_PPUPATD0 - PPU Privilege Access Type Descriptor 0	389
12.5.7	SMU_PPUPATD1 - PPU Privilege Access Type Descriptor 1	391
12.5.8	SMU_PPUFS - PPU Fault Status	393
13.	RTCC - Real Time Counter and Calendar	395
13.1	Introduction	395
13.2	Features	395
13.3	Functional Description	396
13.3.1	Counter	397
13.3.2	Capture/Compare Channels	401

13.3.3	Interrupts and PRS Output	403
13.3.4	Energy Mode Availability	404
13.3.5	Register Lock	404
13.3.6	Oscillator Failure Detection	404
13.3.7	Retention Registers	404
13.3.8	Debug Session	404
13.4	Register Map.	405
13.5	Register Description	406
13.5.1	RTCC_CTRL - Control Register (Async Reg)	406
13.5.2	RTCC_PRECNT - Pre-Counter Value Register (Async Reg)	408
13.5.3	RTCC_CNT - Counter Value Register (Async Reg)	408
13.5.4	RTCC_COMBCNT - Combined Pre-Counter and Counter Value Register	409
13.5.5	RTCC_TIME - Time of Day Register (Async Reg)	410
13.5.6	RTCC_DATE - Date Register (Async Reg)	411
13.5.7	RTCC_IF - RTCC Interrupt Flags	412
13.5.8	RTCC_IFS - Interrupt Flag Set Register	413
13.5.9	RTCC_IFC - Interrupt Flag Clear Register	414
13.5.10	RTCC_IEN - Interrupt Enable Register	415
13.5.11	RTCC_STATUS - Status Register	416
13.5.12	RTCC_CMD - Command Register	416
13.5.13	RTCC_SYNCBUSY - Synchronization Busy Register	416
13.5.14	RTCC_POWERDOWN - Retention RAM Power-down Register (Async Reg)	417
13.5.15	RTCC_LOCK - Configuration Lock Register (Async Reg)	417
13.5.16	RTCC_EM4WUEN - Wake Up Enable	418
13.5.17	RTCC_CCx_CTRL - CC Channel Control Register (Async Reg)	419
13.5.18	RTCC_CCx_CCV - Capture/Compare Value Register (Async Reg)	421
13.5.19	RTCC_CCx_TIME - Capture/Compare Time Register (Async Reg)	422
13.5.20	RTCC_CCx_DATE - Capture/Compare Date Register (Async Reg)	423
13.5.21	RTCC_RETx_REG - Retention Register	423
14.	WDOG - Watchdog Timer	424
14.1	Introduction	424
14.2	Features	424
14.3	Functional Description	424
14.3.1	Clock Source	425
14.3.2	Debug Functionality	425
14.3.3	Energy Mode Handling	425
14.3.4	Register Access.	425
14.3.5	Warning Interrupt	425
14.3.6	Window Interrupt	426
14.3.7	PRS as Watchdog Clear	427
14.3.8	PRS Rising Edge Monitoring	427
14.4	Register Map.	428
14.5	Register Description	429
14.5.1	WDOG_CTRL - Control Register (Async Reg)	429
14.5.2	WDOG_CMD - Command Register (Async Reg)	432
14.5.3	WDOG_SYNCBUSY - Synchronization Busy Register	433

14.5.4	WDOGn_PCHx_PRSCTRL - PRS Control Register (Async Reg)	434
14.5.5	WDOG_IF - Watchdog Interrupt Flags	435
14.5.6	WDOG_IFS - Interrupt Flag Set Register	436
14.5.7	WDOG_IFC - Interrupt Flag Clear Register	437
14.5.8	WDOG_IEN - Interrupt Enable Register	438
15.	PRS - Peripheral Reflex System	439
15.1	Introduction	439
15.2	Features	439
15.3	Functional Description	440
15.3.1	Channel Functions	440
15.3.2	Producers	441
15.3.3	Consumers	442
15.3.4	Event on PRS	443
15.3.5	DMA Request on PRS	443
15.3.6	Example	444
15.4	Register Map	444
15.5	Register Description	445
15.5.1	PRS_SWPULSE - Software Pulse Register	445
15.5.2	PRS_SWLEVEL - Software Level Register	446
15.5.3	PRS_ROUTEPEN - I/O Routing Pin Enable Register	447
15.5.4	PRS_ROUTELOC0 - I/O Routing Location Register	448
15.5.5	PRS_ROUTELOC1 - I/O Routing Location Register	451
15.5.6	PRS_ROUTELOC2 - I/O Routing Location Register	453
15.5.7	PRS_CTRL - Control Register	455
15.5.8	PRS_DMAREQ0 - DMA Request 0 Register	456
15.5.9	PRS_DMAREQ1 - DMA Request 1 Register	457
15.5.10	PRS_PEEK - PRS Channel Values	458
15.5.11	PRS_CHx_CTRL - Channel Control Register	459
16.	PCNT - Pulse Counter	466
16.1	Introduction	466
16.2	Features	466
16.3	Functional Description	467
16.3.1	Pulse Counter Modes	467
16.3.2	Hysteresis	474
16.3.3	Auxiliary Counter	475
16.3.4	Triggered Compare and Clear	476
16.3.5	Register Access	477
16.3.6	Clock Sources	477
16.3.7	Input Filter	477
16.3.8	Edge Polarity	478
16.3.9	PRS and PCNTn_S0IN,PCNTn_S1IN Inputs	478
16.3.10	Interrupts	478
16.3.11	Cascading Pulse Counters	480
16.4	Register Map	481

16.5	Register Description	482
16.5.1	PCNTn_CTRL - Control Register (Async Reg)	482
16.5.2	PCNTn_CMD - Command Register (Async Reg)	486
16.5.3	PCNTn_STATUS - Status Register	486
16.5.4	PCNTn_CNT - Counter Value Register	487
16.5.5	PCNTn_TOP - Top Value Register	487
16.5.6	PCNTn_TOPB - Top Value Buffer Register (Async Reg)	488
16.5.7	PCNTn_IF - Interrupt Flag Register	488
16.5.8	PCNTn_IFS - Interrupt Flag Set Register	489
16.5.9	PCNTn_IFC - Interrupt Flag Clear Register	490
16.5.10	PCNTn_IEN - Interrupt Enable Register	491
16.5.11	PCNTn_ROUTELOC0 - I/O Routing Location Register	492
16.5.12	PCNTn_FREEZE - Freeze Register	494
16.5.13	PCNTn_SYNCBUSY - Synchronization Busy Register	495
16.5.14	PCNTn_AUXCNT - Auxiliary Counter Value Register	495
16.5.15	PCNTn_INPUT - PCNT Input Register	496
16.5.16	PCNTn_OVSCFG - Oversampling Config Register (Async Reg)	497
17.	I2C - Inter-Integrated Circuit Interface	498
17.1	Introduction	498
17.2	Features	498
17.3	Functional Description	499
17.3.1	I2C-Bus Overview	500
17.3.2	Enable and Reset	504
17.3.3	Safely Disabling and Changing Slave Configuration.	504
17.3.4	Clock Generation	504
17.3.5	Arbitration.	505
17.3.6	Buffers	505
17.3.7	Master Operation	507
17.3.8	Bus States	515
17.3.9	Slave Operation	515
17.3.10	Transfer Automation	519
17.3.11	Using 10-bit Addresses	520
17.3.12	Error Handling	520
17.3.13	DMA Support	522
17.3.14	Interrupts	522
17.3.15	Wake-up.	522
17.4	Register Map.	523
17.5	Register Description	524
17.5.1	I2Cn_CTRL - Control Register	524
17.5.2	I2Cn_CMD - Command Register	527
17.5.3	I2Cn_STATE - State Register	528
17.5.4	I2Cn_STATUS - Status Register	529
17.5.5	I2Cn_CLKDIV - Clock Division Register	530
17.5.6	I2Cn_SADDR - Slave Address Register	530
17.5.7	I2Cn_SADDRMASK - Slave Address Mask Register	531
17.5.8	I2Cn_RXDATA - Receive Buffer Data Register (Actionable Reads)	531

17.5.9	I2Cn_RXDOUBLE - Receive Buffer Double Data Register (Actionable Reads)	532
17.5.10	I2Cn_RXDATAP - Receive Buffer Data Peek Register	532
17.5.11	I2Cn_RXDOUBLEP - Receive Buffer Double Data Peek Register	533
17.5.12	I2Cn_TXDATA - Transmit Buffer Data Register	533
17.5.13	I2Cn_TXDOUBLE - Transmit Buffer Double Data Register	534
17.5.14	I2Cn_IF - Interrupt Flag Register	535
17.5.15	I2Cn_IFS - Interrupt Flag Set Register	537
17.5.16	I2Cn_IFC - Interrupt Flag Clear Register	539
17.5.17	I2Cn_IEN - Interrupt Enable Register	541
17.5.18	I2Cn_ROUTEOPEN - I/O Routing Pin Enable Register	542
17.5.19	I2Cn_ROUTELOC0 - I/O Routing Location Register	543
18.	USART - Universal Synchronous Asynchronous Receiver/Transmitter	546
18.1	Introduction	546
18.2	Features	547
18.3	Functional Description	548
18.3.1	Modes of Operation	549
18.3.2	Asynchronous Operation.	549
18.3.3	Synchronous Operation	566
18.3.4	Hardware Flow Control	572
18.3.5	Debug Halt	572
18.3.6	PRS-triggered Transmissions	572
18.3.7	PRS RX Input	572
18.3.8	PRS CLK Input.	573
18.3.9	DMA Support	573
18.3.10	Timer	574
18.3.11	Interrupts	579
18.3.12	IrDA Modulator/ Demodulator.	580
18.4	Register Map.	581
18.5	Register Description	582
18.5.1	USARTn_CTRL - Control Register	582
18.5.2	USARTn_FRAME - USART Frame Format Register	587
18.5.3	USARTn_TRIGCTRL - USART Trigger Control Register	589
18.5.4	USARTn_CMD - Command Register	591
18.5.5	USARTn_STATUS - USART Status Register	592
18.5.6	USARTn_CLKDIV - Clock Control Register	593
18.5.7	USARTn_RXDATAEXT - RX Buffer Data Extended Register (Actionable Reads)	594
18.5.8	USARTn_RXDATA - RX Buffer Data Register (Actionable Reads)	594
18.5.9	USARTn_RXDOUBLEEXT - RX Buffer Double Data Extended Register (Actionable Reads)	595
18.5.10	USARTn_RXDOUBLE - RX FIFO Double Data Register (Actionable Reads)	596
18.5.11	USARTn_RXDATAEXP - RX Buffer Data Extended Peek Register	596
18.5.12	USARTn_RXDOUBLEEXP - RX Buffer Double Data Extended Peek Register	597
18.5.13	USARTn_TXDATAEXT - TX Buffer Data Extended Register	598
18.5.14	USARTn_TXDATA - TX Buffer Data Register	599
18.5.15	USARTn_TXDOUBLEEXT - TX Buffer Double Data Extended Register	600
18.5.16	USARTn_TXDOUBLE - TX Buffer Double Data Register	601
18.5.17	USARTn_IF - Interrupt Flag Register	602

18.5.18	USARTn_IFS - Interrupt Flag Set Register	604
18.5.19	USARTn_IFC - Interrupt Flag Clear Register	606
18.5.20	USARTn_IEN - Interrupt Enable Register	608
18.5.21	USARTn_IRCTRL - IrDA Control Register	610
18.5.22	USARTn_INPUT - USART Input Register	612
18.5.23	USARTn_I2SCTRL - I2S Control Register	614
18.5.24	USARTn_TIMING - Timing Register	616
18.5.25	USARTn_CTRLX - Control Register Extended	618
18.5.26	USARTn_TIMECMP0 - Used to Generate Interrupts and Various Delays	619
18.5.27	USARTn_TIMECMP1 - Used to Generate Interrupts and Various Delays	621
18.5.28	USARTn_TIMECMP2 - Used to Generate Interrupts and Various Delays	623
18.5.29	USARTn_ROUTEPEN - I/O Routing Pin Enable Register	625
18.5.30	USARTn_ROUTELOC0 - I/O Routing Location Register	627
18.5.31	USARTn_ROUTELOC1 - I/O Routing Location Register	632

19. LEUART - Low Energy Universal Asynchronous Receiver/Transmitter 635

19.1	Introduction	635
19.2	Features	636
19.3	Functional Description	637
19.3.1	Frame Format	638
19.3.2	Clock Source	638
19.3.3	Clock Generation	639
19.3.4	Data Transmission	639
19.3.5	Data Reception	641
19.3.6	Loopback	644
19.3.7	Half Duplex Communication	644
19.3.8	Transmission Delay	645
19.3.9	PRS RX Input	646
19.3.10	DMA Support	646
19.3.11	Pulse Generator/ Pulse Extender	647
19.3.12	Register Access	647
19.4	Register Map.	648
19.5	Register Description	649
19.5.1	LEUARTn_CTRL - Control Register (Async Reg)	649
19.5.2	LEUARTn_CMD - Command Register (Async Reg)	652
19.5.3	LEUARTn_STATUS - Status Register	653
19.5.4	LEUARTn_CLKDIV - Clock Control Register (Async Reg)	654
19.5.5	LEUARTn_STARTFRAME - Start Frame Register (Async Reg)	654
19.5.6	LEUARTn_SIGFRAME - Signal Frame Register (Async Reg)	655
19.5.7	LEUARTn_RXDATAx - Receive Buffer Data Extended Register (Actionable Reads)	655
19.5.8	LEUARTn_RXDATA - Receive Buffer Data Register (Actionable Reads)	656
19.5.9	LEUARTn_RXDATAxP - Receive Buffer Data Extended Peek Register	656
19.5.10	LEUARTn_TXDATAx - Transmit Buffer Data Extended Register (Async Reg)	657
19.5.11	LEUARTn_TXDATA - Transmit Buffer Data Register (Async Reg)	658
19.5.12	LEUARTn_IF - Interrupt Flag Register	659
19.5.13	LEUARTn_IFS - Interrupt Flag Set Register	660
19.5.14	LEUARTn_IFC - Interrupt Flag Clear Register	661

19.5.15	LEUARTn_IEN - Interrupt Enable Register	662
19.5.16	LEUARTn_PULSECTRL - Pulse Control Register (Async Reg)	663
19.5.17	LEUARTn_FREEZE - Freeze Register	664
19.5.18	LEUARTn_SYNCBUSY - Synchronization Busy Register	665
19.5.19	LEUARTn_ROUTEOPEN - I/O Routing Pin Enable Register	666
19.5.20	LEUARTn_ROUTELOC0 - I/O Routing Location Register	667
19.5.21	LEUARTn_INPUT - LEUART Input Register	670
20.	TIMER/WTIMER - Timer/Counter	671
20.1	Introduction	671
20.2	Features	672
20.3	Functional Description	673
20.3.1	Counter Modes	673
20.3.2	Compare/Capture Channels	679
20.3.3	Dead-Time Insertion Unit.	689
20.3.4	Debug Mode	693
20.3.5	Interrupts, DMA and PRS Output	693
20.3.6	GPIO Input/Output	693
20.4	Register Map.	694
20.5	Register Description	695
20.5.1	TIMERn_CTRL - Control Register	695
20.5.2	TIMERn_CMD - Command Register	697
20.5.3	TIMERn_STATUS - Status Register	698
20.5.4	TIMERn_IF - Interrupt Flag Register	701
20.5.5	TIMERn_IFS - Interrupt Flag Set Register	702
20.5.6	TIMERn_IFC - Interrupt Flag Clear Register	703
20.5.7	TIMERn_IEN - Interrupt Enable Register	705
20.5.8	TIMERn_TOP - Counter Top Value Register	706
20.5.9	TIMERn_TOPB - Counter Top Value Buffer Register	706
20.5.10	TIMERn_CNT - Counter Value Register	707
20.5.11	TIMERn_LOCK - TIMER Configuration Lock Register	707
20.5.12	TIMERn_ROUTEOPEN - I/O Routing Pin Enable Register	708
20.5.13	TIMERn_ROUTELOC0 - I/O Routing Location Register	709
20.5.14	TIMERn_ROUTELOC2 - I/O Routing Location Register	714
20.5.15	TIMERn_CCx_CTRL - CC Channel Control Register	718
20.5.16	TIMERn_CCx_CCV - CC Channel Value Register (Actionable Reads)	721
20.5.17	TIMERn_CCx_CCVP - CC Channel Value Peek Register	721
20.5.18	TIMERn_CCx_CCVB - CC Channel Buffer Register	722
20.5.19	TIMERn_DTCTRL - DTI Control Register	723
20.5.20	TIMERn_DTTIME - DTI Time Control Register	725
20.5.21	TIMERn_DTFC - DTI Fault Configuration Register	727
20.5.22	TIMERn_DTOGEN - DTI Output Generation Enable Register	729
20.5.23	TIMERn_DTFAULT - DTI Fault Register	730
20.5.24	TIMERn_DTFAULTC - DTI Fault Clear Register	731
20.5.25	TIMERn_DTLOCK - DTI Configuration Lock Register	732
21.	LETIMER - Low Energy Timer	733
21.1	Introduction	733

21.2 Features	733
21.3 Functional Description	734
21.3.1 Timer	734
21.3.2 Compare Registers	734
21.3.3 Top Value	735
21.3.4 Underflow Output Action	741
21.3.5 PRS Output	743
21.3.6 Examples	743
21.3.7 Register Access.	746
21.4 Register Map.	747
21.5 Register Description	748
21.5.1 LETIMERn_CTRL - Control Register (Async Reg)	748
21.5.2 LETIMERn_CMD - Command Register	750
21.5.3 LETIMERn_STATUS - Status Register	750
21.5.4 LETIMERn_CNT - Counter Value Register	751
21.5.5 LETIMERn_COMP0 - Compare Value Register 0 (Async Reg)	751
21.5.6 LETIMERn_COMP1 - Compare Value Register 1 (Async Reg)	752
21.5.7 LETIMERn_REP0 - Repeat Counter Register 0 (Async Reg)	752
21.5.8 LETIMERn_REP1 - Repeat Counter Register 1 (Async Reg)	753
21.5.9 LETIMERn_IF - Interrupt Flag Register	753
21.5.10 LETIMERn_IFS - Interrupt Flag Set Register	754
21.5.11 LETIMERn_IFC - Interrupt Flag Clear Register	755
21.5.12 LETIMERn_IEN - Interrupt Enable Register	756
21.5.13 LETIMERn_SYNCBUSY - Synchronization Busy Register	756
21.5.14 LETIMERn_ROUTEPEN - I/O Routing Pin Enable Register	757
21.5.15 LETIMERn_ROUTELOC0 - I/O Routing Location Register	758
21.5.16 LETIMERn_PRSSEL - PRS Input Select Register	761
22. CRYOTIMER - Ultra Low Energy Timer/Counter	764
22.1 Introduction	764
22.2 Features	764
22.3 Functional Description	764
22.3.1 Block Diagram	765
22.3.2 Operation	766
22.3.3 Debug Mode	766
22.3.4 Energy Mode Availability	766
22.4 Register Map.	767
22.5 Register Description	768
22.5.1 CRYOTIMER_CTRL - Control Register	768
22.5.2 CRYOTIMER_PERIODSEL - Interrupt Duration	770
22.5.3 CRYOTIMER_CNT - Counter Value	771
22.5.4 CRYOTIMER_EM4WUEN - Wake Up Enable	771
22.5.5 CRYOTIMER_IF - Interrupt Flag Register	772
22.5.6 CRYOTIMER_IFS - Interrupt Flag Set Register	772
22.5.7 CRYOTIMER_IFC - Interrupt Flag Clear Register	773
22.5.8 CRYOTIMER_IEN - Interrupt Enable Register	773

23. VDAC - Digital to Analog Converter	774
23.1 Introduction	774
23.2 Features	775
23.3 Functional Description	775
23.3.1 Power Supply	776
23.3.2 I/O Pin Considerations	776
23.3.3 Enabling and Disabling a Channel	776
23.3.4 Conversions	777
23.3.5 Reference Selection	777
23.3.6 Warmup Time and Initial Conversion	778
23.3.7 Analog Output	778
23.3.8 Output Mode	778
23.3.9 Async Mode	779
23.3.10 Refresh Timer	779
23.3.11 Clock Prescaling	779
23.3.12 High Speed	779
23.3.13 Sine Generation Mode	780
23.3.14 Interrupt Flags	780
23.3.15 PRS Outputs	781
23.3.16 DMA Request	781
23.3.17 LESENSE Trigger Mode	781
23.3.18 Opamps	781
23.3.19 Calibration	781
23.3.20 Warmup Mode	782
23.4 Register Map	783
23.5 Register Description	784
23.5.1 VDACn_CTRL - Control Register	784
23.5.2 VDACn_STATUS - Status Register	787
23.5.3 VDACn_CH0CTRL - Channel 0 Control Register	789
23.5.4 VDACn_CH1CTRL - Channel 1 Control Register	791
23.5.5 VDACn_CMD - Command Register	793
23.5.6 VDACn_IF - Interrupt Flag Register	794
23.5.7 VDACn_IFS - Interrupt Flag Set Register	796
23.5.8 VDACn_IFC - Interrupt Flag Clear Register	798
23.5.9 VDACn_IEN - Interrupt Enable Register	800
23.5.10 VDACn_CH0DATA - Channel 0 Data Register	801
23.5.11 VDACn_CH1DATA - Channel 1 Data Register	802
23.5.12 VDACn_COMBDATA - Combined Data Register	802
23.5.13 VDACn_CAL - Calibration Register	803
23.5.14 VDACn_OPAX_APORTREQ - Operational Amplifier APORT Request Status Register	804
23.5.15 VDACn_OPAX_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	805
23.5.16 VDACn_OPAX_CTRL - Operational Amplifier Control Register	806
23.5.17 VDACn_OPAX_TIMER - Operational Amplifier Timer Control Register	809
23.5.18 VDACn_OPAX_MUX - Operational Amplifier Mux Configuration Register	810
23.5.19 VDACn_OPAX_OUT - Operational Amplifier Output Configuration Register	813
23.5.20 VDACn_OPAX_CAL - Operational Amplifier Calibration Register	815

24. OPAMP - Operational Amplifier	817
24.1 Introduction	817
24.2 Features	817
24.3 Functional Description	818
24.3.1 Opamp Configuration.	819
24.3.2 Interrupts and PRS Output	822
24.3.3 APORT Request and Conflict Status.	822
24.3.4 Opamp Modes	822
24.3.5 Opamp VDAC Combination.	829
24.4 Register Map.	830
24.5 Register Description	830
25. ACMP - Analog Comparator	831
25.1 Introduction	831
25.2 Features	832
25.3 Functional Description	833
25.3.1 Power Supply	833
25.3.2 Warm-up Time	834
25.3.3 Response Time	834
25.3.4 Hysteresis	835
25.3.5 Input Pin Considerations.	836
25.3.6 Input Selection	836
25.3.7 Capacitive Sense Mode	837
25.3.8 Interrupts and PRS Output	839
25.3.9 Output to GPIO	839
25.3.10 APORT Conflicts	839
25.3.11 Supply Voltage Monitoring	839
25.3.12 External Override Interface	840
25.4 Register Map.	840
25.5 Register Description	841
25.5.1 ACMPn_CTRL - Control Register	841
25.5.2 ACMPn_INPUTSEL - Input Selection Register	844
25.5.3 ACMPn_STATUS - Status Register	849
25.5.4 ACMPn_IF - Interrupt Flag Register	850
25.5.5 ACMPn_IFS - Interrupt Flag Set Register	850
25.5.6 ACMPn_IFC - Interrupt Flag Clear Register	851
25.5.7 ACMPn_IEN - Interrupt Enable Register	852
25.5.8 ACMPn_APORTREQ - APORT Request Status Register	853
25.5.9 ACMPn_APORTCONFLICT - APORT Conflict Status Register	854
25.5.10 ACMPn_HYSTERESIS0 - Hysteresis 0 Register	856
25.5.11 ACMPn_HYSTERESIS1 - Hysteresis 1 Register	857
25.5.12 ACMPn_ROUTEPEEN - I/O Routing Pine Enable Register	858
25.5.13 ACMPn_ROUTELOC0 - I/O Routing Location Register	859
25.5.14 ACMPn_EXTIFCTRL - External Override Interface Control	861
26. ADC - Analog to Digital Converter	863

26.1	Introduction	863
26.2	Features	864
26.3	Functional Description	865
26.3.1	Clock Selection	866
26.3.2	Conversions	867
26.3.3	ADC Modes	867
26.3.4	Warm-up Time	869
26.3.5	Power Supply	870
26.3.6	Input Pin Considerations	870
26.3.7	Input Selection	871
26.3.8	Reference Selection and Input Range Definition	875
26.3.9	Programming of Bias Current	879
26.3.10	Feature Set	879
26.3.11	Interrupts, PRS Output	886
26.3.12	DMA Request	886
26.3.13	Calibration	886
26.3.14	EM2 Deep Sleep or EM3 Stop Operation	887
26.3.15	ASYNCR ADC_CLK Usage Restrictions and Benefits	888
26.3.16	Window Compare Function	888
26.3.17	ADC Programming Model	889
26.4	Register Map	890
26.5	Register Description	891
26.5.1	ADCn_CTRL - Control Register	891
26.5.2	ADCn_CMD - Command Register	894
26.5.3	ADCn_STATUS - Status Register	895
26.5.4	ADCn_SINGLECTRL - Single Channel Control Register	897
26.5.5	ADCn_SINGLECTRLX - Single Channel Control Register Continued	902
26.5.6	ADCn_SCANCTRL - Scan Control Register	905
26.5.7	ADCn_SCANCTRLX - Scan Control Register Continued	908
26.5.8	ADCn_SCANMASK - Scan Sequence Input Mask Register	911
26.5.9	ADCn_SCANINPUTSEL - Input Selection Register for Scan Mode	913
26.5.10	ADCn_SCANNEGSEL - Negative Input Select Register for Scan	916
26.5.11	ADCn_CMPTHR - Compare Threshold Register	918
26.5.12	ADCn_BIASPROG - Bias Programming Register for Various Analog Blocks Used in ADC Operation	919
26.5.13	ADCn_CAL - Calibration Register	920
26.5.14	ADCn_IF - Interrupt Flag Register	922
26.5.15	ADCn_IFS - Interrupt Flag Set Register	924
26.5.16	ADCn_IFC - Interrupt Flag Clear Register	926
26.5.17	ADCn_IEN - Interrupt Enable Register	928
26.5.18	ADCn_SINGLEDATA - Single Conversion Result Data (Actionable Reads)	929
26.5.19	ADCn_SCANDATA - Scan Conversion Result Data (Actionable Reads)	929
26.5.20	ADCn_SINGLEDATAP - Single Conversion Result Data Peek Register	930
26.5.21	ADCn_SCANDATAP - Scan Sequence Result Data Peek Register	930
26.5.22	ADCn_SCANDATAAX - Scan Sequence Result Data + Data Source Register (Actionable Reads)	931
26.5.23	ADCn_SCANDATAAXP - Scan Sequence Result Data + Data Source Peek Register	931

26.5.24	ADCn_APORTREQ - APORT Request Status Register	932
26.5.25	ADCn_APORTCONFLICT - APORT Conflict Status Register	933
26.5.26	ADCn_SINGLIFIFOCOUNT - Single FIFO Count Register	934
26.5.27	ADCn_SCANFIFOCOUNT - Scan FIFO Count Register	934
26.5.28	ADCn_SINGLIFIFOCLEAR - Single FIFO Clear Register	935
26.5.29	ADCn_SCANFIFOCLEAR - Scan FIFO Clear Register	935
26.5.30	ADCn_APORTMASTERDIS - APORT Bus Master Disable Register	936
27.	IDAC - Current Digital to Analog Converter.	939
27.1	Introduction	939
27.2	Features	939
27.3	Functional Description	940
27.3.1	Current Programming	940
27.3.2	IDAC Enable and Warm-up	940
27.3.3	Output Control	941
27.3.4	APORT Configuration	941
27.3.5	Interrupts	941
27.3.6	Minimizing Output Transition	941
27.3.7	Duty Cycle Configuration.	941
27.3.8	Calibration	941
27.3.9	PRS Triggered Charge Injection	942
27.4	Register Map.	942
27.5	Register Description	943
27.5.1	IDAC_CTRL - Control Register	943
27.5.2	IDAC_CURPROG - Current Programming Register	945
27.5.3	IDAC_DUTYCONFIG - Duty Cycle Configuration Register	946
27.5.4	IDAC_STATUS - Status Register	946
27.5.5	IDAC_IF - Interrupt Flag Register	947
27.5.6	IDAC_IFS - Interrupt Flag Set Register	947
27.5.7	IDAC_IFC - Interrupt Flag Clear Register	948
27.5.8	IDAC_IEN - Interrupt Enable Register	948
27.5.9	IDAC_APORTREQ - APORT Request Status Register	949
27.5.10	IDAC_APORTCONFLICT - APORT Request Status Register	949
28.	LESENSE - Low Energy Sensor Interface	950
28.1	Introduction	950
28.2	Features	951
28.3	Functional Description	951
28.3.1	Channel Configuration	952
28.3.2	Scan Sequence.	953
28.3.3	Sensor Timing	954
28.3.4	Sensor Interaction	956
28.3.5	Sensor Sampling	957
28.3.6	Sensor Evaluation	958
28.3.7	Decoder	960
28.3.8	Measurement Results.	963
28.3.9	VDAC Interface	964

28.3.10	ACMP Interface	964
28.3.11	ACMP and VDAC Duty Cycling	964
28.3.12	ADC Interface	965
28.3.13	DMA Requests	965
28.3.14	PRS Output.	965
28.3.15	RAM	965
28.3.16	Application Examples	965
28.4	Register Map.	971
28.5	Register Description	973
28.5.1	LESENSE_CTRL - Control Register (Async Reg)	973
28.5.2	LESENSE_TIMCTRL - Timing Control Register (Async Reg)	976
28.5.3	LESENSE_PERCTRL - Peripheral Control Register (Async Reg)	978
28.5.4	LESENSE_DECCTRL - Decoder Control Register (Async Reg)	981
28.5.5	LESENSE_BIASCTRL - Bias Control Register (Async Reg)	984
28.5.6	LESENSE_EVALCTRL - LESENSE Evaluation Control (Async Reg)	984
28.5.7	LESENSE_PRSCTRL - PRS Control Register (Async Reg)	985
28.5.8	LESENSE_CMD - Command Register	986
28.5.9	LESENSE_CHEN - Channel Enable Register (Async Reg)	986
28.5.10	LESENSE_SCANRES - Scan Result Register (Async Reg)	987
28.5.11	LESENSE_STATUS - Status Register (Async Reg)	988
28.5.12	LESENSE_PTR - Result Buffer Pointers (Async Reg)	989
28.5.13	LESENSE_BUFDATA - Result Buffer Data Register (Async Reg) (Actionable Reads)	989
28.5.14	LESENSE_CURCH - Current Channel Index (Async Reg)	990
28.5.15	LESENSE_DECSTATE - Current Decoder State (Async Reg)	990
28.5.16	LESENSE_SENSORSTATE - Decoder Input Register (Async Reg)	991
28.5.17	LESENSE_IDLECONF - GPIO Idle Phase Configuration (Async Reg)	992
28.5.18	LESENSE_ALTEXCONF - Alternative Excite Pin Configuration (Async Reg)	996
28.5.19	LESENSE_IF - Interrupt Flag Register	999
28.5.20	LESENSE_IFS - Interrupt Flag Set Register	1001
28.5.21	LESENSE_IFC - Interrupt Flag Clear Register	1003
28.5.22	LESENSE_IEN - Interrupt Enable Register	1005
28.5.23	LESENSE_SYNCBUSY - Synchronization Busy Register	1006
28.5.24	LESENSE_ROUTEPEN - I/O Routing Register (Async Reg)	1007
28.5.25	LESENSE_STx_TCONFA - State Transition Configuration a (Async Reg)	1009
28.5.26	LESENSE_STx_TCONFB - State Transition Configuration B (Async Reg)	1011
28.5.27	LESENSE_BUFx_DATA - Scan Results (Async Reg)	1012
28.5.28	LESENSE_CHx_TIMING - Scan Configuration (Async Reg)	1013
28.5.29	LESENSE_CHx_INTERACT - Scan Configuration (Async Reg)	1014
28.5.30	LESENSE_CHx_EVAL - Scan Configuration (Async Reg)	1016
29.	GPCRC - General Purpose Cyclic Redundancy Check	1018
29.1	Introduction	1018
29.2	Features	1018
29.3	Functional Description	1019
29.3.1	Polynomial Specification	1020
29.3.2	Input and Output Specification	1020
29.3.3	Initialization	1020

29.3.4	DMA Usage	1020
29.3.5	Byte-Level Bit Reversal and Byte Reordering	1021
29.4	Register Map.	1023
29.5	Register Description	1024
29.5.1	GPCRC_CTRL - Control Register	1024
29.5.2	GPCRC_CMD - Command Register	1025
29.5.3	GPCRC_INIT - CRC Init Value	1025
29.5.4	GPCRC_POLY - CRC Polynomial Value	1026
29.5.5	GPCRC_INPUTDATA - Input 32-bit Data Register	1026
29.5.6	GPCRC_INPUTDATAHWORD - Input 16-bit Data Register	1027
29.5.7	GPCRC_INPUTDATABYTE - Input 8-bit Data Register	1027
29.5.8	GPCRC_DATA - CRC Data Register	1028
29.5.9	GPCRC_DATAREV - CRC Data Reverse Register	1028
29.5.10	GPCRC_DATABYTEREV - CRC Data Byte Reverse Register	1029
30.	TRNG - True Random Number Generator	1030
30.1	Introduction	1030
30.2	Features	1030
30.3	Functional Description	1031
30.3.1	Built-In Tests	1031
30.3.2	FIFO Interface	1031
30.3.3	Data Format - Byte Ordering	1032
30.3.4	TRNG Usage	1032
30.4	Register Map.	1034
30.5	Register Description	1035
30.5.1	TRNGn_CONTROL - Main Control Register	1035
30.5.2	TRNGn_FIFOLEVEL - FIFO Level Register (Actionable Reads)	1037
30.5.3	TRNGn_FIFODEPTH - FIFO Depth Register	1037
30.5.4	TRNGn_KEY0 - Key Register 0	1038
30.5.5	TRNGn_KEY1 - Key Register 1	1038
30.5.6	TRNGn_KEY2 - Key Register 2	1039
30.5.7	TRNGn_KEY3 - Key Register 3	1039
30.5.8	TRNGn_TESTDATA - Test Data Register	1040
30.5.9	TRNGn_STATUS - Status Register	1041
30.5.10	TRNGn_INITWAITVAL - Initial Wait Counter	1042
30.5.11	TRNGn_FIFO - FIFO Data (Actionable Reads)	1042
31.	CRYPTO - Crypto Accelerator.	1043
31.1	Introduction	1043
31.2	Features	1044
31.3	Usage and Programming Interface	1044
31.4	Functional Description	1045
31.4.1	Data and Key Registers	1046
31.4.2	Instructions and Execution	1048
31.4.3	Repeated Sequence	1054
31.4.4	AES.	1055

31.4.5	SHA	1057
31.4.6	ECC	1057
31.4.7	GCM and GMAC	1058
31.4.8	DMA	1058
31.4.9	BUFC Data Transfer	1060
31.4.10	Debugging	1061
31.4.11	Example: Cipher Block Chaining (CBC)	1061
31.5	Register Map	1064
31.6	Register Description	1066
31.6.1	CRYPTO_CTRL - Control Register	1066
31.6.2	CRYPTO_WAC - Wide Arithmetic Configuration	1069
31.6.3	CRYPTO_CMD - Command Register	1071
31.6.4	CRYPTO_STATUS - Status Register	1077
31.6.5	CRYPTO_DSTATUS - Data Status Register	1078
31.6.6	CRYPTO_CSTATUS - Control Status Register	1079
31.6.7	CRYPTO_KEY - KEY Register Access (No Bit Access) (Actionable Reads)	1080
31.6.8	CRYPTO_KEYBUF - KEY Buffer Register Access (No Bit Access) (Actionable Reads)	1081
31.6.9	CRYPTO_SEQCTRL - Sequence Control	1082
31.6.10	CRYPTO_SEQCTRLB - Sequence Control B	1083
31.6.11	CRYPTO_IF - AES Interrupt Flags	1084
31.6.12	CRYPTO_IFS - Interrupt Flag Set Register	1085
31.6.13	CRYPTO_IFC - Interrupt Flag Clear Register	1086
31.6.14	CRYPTO_IEN - Interrupt Enable Register	1087
31.6.15	CRYPTO_SEQ0 - Sequence Register 0	1087
31.6.16	CRYPTO_SEQ1 - Sequence Register 1	1088
31.6.17	CRYPTO_SEQ2 - Sequence Register 2	1088
31.6.18	CRYPTO_SEQ3 - Sequence Register 3	1089
31.6.19	CRYPTO_SEQ4 - Sequence Register 4	1089
31.6.20	CRYPTO_DATA0 - DATA0 Register Access (No Bit Access) (Actionable Reads)	1090
31.6.21	CRYPTO_DATA1 - DATA1 Register Access (No Bit Access) (Actionable Reads)	1090
31.6.22	CRYPTO_DATA2 - DATA2 Register Access (No Bit Access) (Actionable Reads)	1091
31.6.23	CRYPTO_DATA3 - DATA3 Register Access (No Bit Access) (Actionable Reads)	1091
31.6.24	CRYPTO_DATA0XOR - DATA0XOR Register Access (No Bit Access) (Actionable Reads)	1092
31.6.25	CRYPTO_DATA0BYTE - DATA0 Register Byte Access (No Bit Access) (Actionable Reads)	1092
31.6.26	CRYPTO_DATA1BYTE - DATA1 Register Byte Access (No Bit Access) (Actionable Reads)	1093
31.6.27	CRYPTO_DATA0XORBYTE - DATA0 Register Byte XOR Access (No Bit Access) (Actionable Reads)	1093
31.6.28	CRYPTO_DATA0BYTE12 - DATA0 Register Byte 12 Access (No Bit Access)	1094
31.6.29	CRYPTO_DATA0BYTE13 - DATA0 Register Byte 13 Access (No Bit Access)	1094
31.6.30	CRYPTO_DATA0BYTE14 - DATA0 Register Byte 14 Access (No Bit Access)	1095
31.6.31	CRYPTO_DATA0BYTE15 - DATA0 Register Byte 15 Access (No Bit Access)	1095
31.6.32	CRYPTO_DDATA0 - DDATA0 Register Access (No Bit Access) (Actionable Reads)	1096
31.6.33	CRYPTO_DDATA1 - DDATA1 Register Access (No Bit Access) (Actionable Reads)	1096
31.6.34	CRYPTO_DDATA2 - DDATA2 Register Access (No Bit Access) (Actionable Reads)	1097
31.6.35	CRYPTO_DDATA3 - DDATA3 Register Access (No Bit Access) (Actionable Reads)	1097

31.6.36	CRYPTO_DDATA4 - DDATA4 Register Access (No Bit Access) (Actionable Reads)	1098
31.6.37	CRYPTO_DDATA0BIG - DDATA0 Register Big Endian Access (No Bit Access) (Actionable Reads)	1098
31.6.38	CRYPTO_DDATA0BYTE - DDATA0 Register Byte Access (No Bit Access) (Actionable Reads)	1099
31.6.39	CRYPTO_DDATA1BYTE - DDATA1 Register Byte Access (No Bit Access) (Actionable Reads)	1099
31.6.40	CRYPTO_DDATA0BYTE32 - DDATA0 Register Byte 32 Access (No Bit Access)	1100
31.6.41	CRYPTO_QDATA0 - QDATA0 Register Access (No Bit Access) (Actionable Reads)	1100
31.6.42	CRYPTO_QDATA1 - QDATA1 Register Access (No Bit Access) (Actionable Reads)	1101
31.6.43	CRYPTO_QDATA1BIG - QDATA1 Register Big Endian Access (No Bit Access) (Actionable Reads)	1101
31.6.44	CRYPTO_QDATA0BYTE - QDATA0 Register Byte Access (No Bit Access) (Actionable Reads)	1102
31.6.45	CRYPTO_QDATA1BYTE - QDATA1 Register Byte Access (No Bit Access) (Actionable Reads)	1102
32.	GPIO - General Purpose Input/Output.	1103
32.1	Introduction	1103
32.2	Features	1104
32.3	Functional Description	1105
32.3.1	Pin Configuration	1106
32.3.2	EM4 Wake-up	1109
32.3.3	EM4 Retention	1109
32.3.4	Alternate Functions	1110
32.3.5	Interrupt Generation	1110
32.3.6	Output to PRS	1112
32.3.7	Synchronization.	1112
32.4	Register Map.	1113
32.5	Register Description	1115
32.5.1	GPIO_Px_CTRL - Port Control Register	1115
32.5.2	GPIO_Px_MODEL - Port Pin Mode Low Register	1117
32.5.3	GPIO_Px_MODEH - Port Pin Mode High Register	1122
32.5.4	GPIO_Px_DOUT - Port Data Out Register	1127
32.5.5	GPIO_Px_DOUTTGL - Port Data Out Toggle Register	1127
32.5.6	GPIO_Px_DIN - Port Data in Register	1128
32.5.7	GPIO_Px_PINLOCKN - Port Unlocked Pins Register	1128
32.5.8	GPIO_Px_OVTDIS - Over Voltage Disable for All Modes	1129
32.5.9	GPIO_EXTIPSELL - External Interrupt Port Select Low Register	1130
32.5.10	GPIO_EXTIPSELH - External Interrupt Port Select High Register	1133
32.5.11	GPIO_EXTIPINSELL - External Interrupt Pin Select Low Register	1136
32.5.12	GPIO_EXTIPINSELH - External Interrupt Pin Select High Register	1139
32.5.13	GPIO_EXTIRISE - External Interrupt Rising Edge Trigger Register	1141
32.5.14	GPIO_EXTIFALL - External Interrupt Falling Edge Trigger Register	1142
32.5.15	GPIO_EXTILEVEL - External Interrupt Level Register	1143
32.5.16	GPIO_IF - Interrupt Flag Register	1144
32.5.17	GPIO_IFS - Interrupt Flag Set Register	1144
32.5.18	GPIO_IFC - Interrupt Flag Clear Register	1145