



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Mighty Gecko Wireless SoC

EFR32MG1X232 Data Sheet



The Mighty Gecko family of wireless solutions combines an energy-friendly MCU with a highly integrated radio transceiver supporting Bluetooth Smart®, wireless mesh, and proprietary short range wireless protocols.


The IoT System-On-Chip provides industry-leading energy efficiency, ultra-fast wakeup times, a scalable power amplifier, an integrated balun and no-compromise MCU features.

Mighty Gecko applications include

- Connected Home
- Lighting
- Sports and Fitness
- Metering
- Building Automation

KEY FEATURES

- 32-bit ARM® Cortex®-M4 core with 40 MHz maximum operating frequency
- Low energy active and sleep currents
- Scalable Memory and Radio configuration options available in several footprint compatible QFN packages
- 12-channel Peripheral Reflex System enabling autonomous interaction of MCU peripherals
- Autonomous Hardware Crypto Accelerator and True Random Number Generator



Available energy modes:

EM0 – EM1

EM0 – EM4

1. Features

- **Low Power Wireless System-on-Chip.**
 - High Performance 32-bit 40 MHz ARM Cortex-M4 with DSP instruction and floating-point unit for efficient signal processing
 - Up to 256 kB flash program memory
 - Up to 32 kB RAM data memory
 - 2.4 GHz radio operation
 - TX power up to 19.5 dBm
- **Low Energy Consumption**
 - 8.6 mA RX current at 2.4 GHz (1 Mbps GFSK)
 - 9.1 mA RX current at 2.4 GHz (250 kbps O-QPSK DSSS)
 - 8.2 mA TX current @ 0 dBm output power at 2.4 GHz
 - 60 μ A/MHz in Energy Mode 0 (EM0)
 - 1.35 μ A EM2 DeepSleep current (full RAM retention and RTCC running from LFXO)
 - 1 μ A EM3 Stop current (State/RAM retention)
 - Wake on Radio with signal strength detection, preamble pattern detection, frame detection and timeout
- **High Receiver Performance**
 - -94 dBm sensitivity at 1 Mbps GFSK
 - -99.4 dBm sensitivity at 250 kbps O-QPSK DSSS
- **Modulation Format(s) Supported**
 - 2-FSK / 4-FSK with fully configurable shaping
 - Shaped OQPSK / (G)MSK
- **Supported Protocol(s)**
 - Bluetooth Smart
 - ZigBee®
 - Thread
 - 2.4 GHz Proprietary Protocols
- **Wide selection of MCU peripherals**
 - 12-bit 1 Msamples/s SAR Analog to Digital Converter
 - 2 \times Analog Comparator
 - Digital to Analog Current Converter (IDAC)
 - Up to 31 pins connected to analog channels (APORT) shared between Analog Comparators, ADC, and IDAC
 - 31 General Purpose I/O pins with output state retention and asynchronous interrupts
 - 8 Channel DMA Controller
 - 12 Channel Peripheral Reflex System (PRS)
 - Hardware Crypto Acceleration with public key support
 - 2 \times 16-bit Timer/Counter
 - 3 + 4 Compare/Capture/PWM channels
 - 32-bit Real Time Counter and Calendar
 - 16-bit Low Energy Timer for waveform generation
 - 32-bit Ultra Low Energy Timer/Counter for periodic wake-up from any Energy Mode
 - 16-bit Pulse Counter with asynchronous operation
 - Watchdog Timer with dedicated RC oscillator @ 50 nA
 - 2 \times Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I²S)
 - Low Energy UART (LEUART™)
 - I²C interface with SMBus support and address recognition in EM3 Stop
- **Wide Operating Range**
 - 1.62 V to 3.8 V single power supply
 - -40 °C to 85 °C
- **QFN48 7x7 mm Package**

2. Ordering Information

| Ordering Code | Frequency Band | Core | Flash (kB) | RAM (kB) | Protocol Stack | Encryption | Max TX Power (dBm) |
|-------------------------|----------------|------|------------|----------|--|------------|--------------------|
| EFR32MG1P232F256GM48-A0 | 2.4 GHz | M4 | 256 | 32 | <ul style="list-style-type: none"> Bluetooth Smart ZigBee/Thread ZigBee RC Proprietary | Full | 19.5 |
| EFR32MG1P232F256GM48-B0 | 2.4 GHz | M4 | 256 | 32 | <ul style="list-style-type: none"> Bluetooth Smart ZigBee/Thread ZigBee RC Proprietary | Full | 19.5 |
| EFR32MG1B232F256GM48-B0 | 2.4 GHz | M4 | 256 | 32 | <ul style="list-style-type: none"> ZigBee/Thread ZigBee RC | Full | 19.5 |




Figure 2.1. OPN Decoder

3. System Overview

3.1 Introduction

The EFR32 product family features the world's most energy friendly System-on-Chip radios. The devices are well suited for any battery operated application as well as other systems requiring high performance and low energy consumption. This section gives a short introduction to the full radio and MCU system. The detailed functional description can be found in the EFR32 Reference Manual.

3.2 Block Diagram

A block diagram of the EFR32MG1X232 is shown in [Figure 3.1 Block Diagram on page 3](#).




Figure 3.1. Block Diagram

3.3 System Description

3.3.1 Antenna interface

The 2.4 GHz antenna interface consists of two pins (2GRF_IOP and 2GRF_ION) that interface directly to the on-chip BALUN. The 2GRF_ION pin should be grounded externally.

The external components and power supply connections for the antenna interface in a typical application are shown in [Section 5. Application Circuits](#).

3.3.2 Integrated Oscillators

The EFR32MG1X232 supports two crystal oscillators and fully integrates four RC oscillators, listed below.

- A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing reference for the radio and MCU. Crystal frequencies in the range from 38 to 40 MHz are supported. Silicon Laboratories reference designs employ a crystal frequency of 38.4 MHz. An external clock source such as a TCXO can also be applied to the HFXO input for improved accuracy over temperature.
- An optional 32.768 kHz crystal oscillator (LFXO) can be used as an accurate timing reference in low energy modes.
- A 32.768 kHz crystal oscillator (LFXO) should be used as an accurate timing reference in Bluetooth Smart low energy modes.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system, when crystal accuracy is not required. The HFRCO employs fast startup at minimal energy consumption combined with a wide frequency range.
- An integrated auxiliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC and the Serial Wire debug port with a wide frequency range.
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) can be used as a timing reference in low energy modes, when crystal accuracy is not required.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

3.3.3 Fractional-N Frequency Synthesizer

The EFR32MG1X232 contains a high performance, low phase noise, fully integrated fractional-N frequency synthesizer. The synthesizer is used in receive mode to generate the LO frequency used by the down-conversion mixer. It is also used in transmit mode to directly generate the modulated RF carrier.

The fractional-N architecture provides excellent phase noise performance combined with frequency resolution better than 100 Hz, with low energy consumption. The synthesizer has fast frequency settling which allows very short receiver and transmitter wake up times to optimize system energy consumption.

3.3.4 Receiver Architecture

The EFR32MG1X232 uses a low-IF receiver architecture, consisting of a Low-Noise Amplifier (LNA) followed by an I/Q down-conversion mixer, employing a 38.4 MHz crystal reference. The I/Q signals are further filtered and amplified before being sampled by the IF analog-to-digital converter (IFADC).

The IF frequency is configurable from 150 kHz to 1371 kHz. The IF can further be configured for high-side or low-side injection, providing flexibility with respect to known interferers at the image frequency.

The Automatic Gain Control (AGC) module adjusts the receiver gain to optimize performance and avoid saturation for excellent selectivity and blocking performance.

Demodulation is performed in the digital domain. The demodulator performs configurable decimation and channel filtering to allow receive bandwidths ranging from 0.1 to 2530 kHz. High carrier frequency and baud rate offsets are tolerated by active estimation and compensation. Advanced features supporting high quality communication under adverse conditions include forward error correction by block and convolutional coding as well as Direct Sequence Spread Spectrum (DSSS).

A Received Signal Strength Indicator (RSSI) is available for signal quality metrics, for level-based proximity detection, and for RF channel access by Collision Avoidance (CA) or Listen Before Talk (LBT) algorithms. An RSSI capture value with dB resolution is associated with each received frame and the dynamic RSSI measurement can be monitored throughout reception.

The EFR32MG1X232 features integrated support for antenna diversity to improve link budget, using complementary control outputs to an external switch. Internal configurable hardware controls automatic switching between antennae during RF receive detection operations.

In typical applications, the demodulator output is stored in internal buffer memory for access by the MCU. Direct mode supports direct serial output of demodulated data on configured GPIO pins.

3.3.5 Transmitter Architecture

The EFR32MG1X232 uses a direct-conversion transmitter architecture. For constant envelope modulation formats, the modulator controls phase and frequency modulation in the frequency synthesizer. Transmit symbols or chips are optionally shaped by a digital shaping filter. The shaping filter is fully configurable, including the BT product, and can be used to implement Gaussian or Raised Cosine shaping.

Automated PA up and down ramping is applied to each transmitted frame, in order to ensure the Adjacent Channel Power (ACP) meets regulatory requirements.

Carrier Sense Multiple Access - Collision Avoidance (CSMA-CA) or Listen Before Talk (LBT) algorithms can be automatically timed by the EFR32MG1X232. These algorithms are typically defined by regulatory standards to improve inter-operability in a given bandwidth between devices that otherwise lack synchronized RF channel access.

3.3.6 Wake on Radio

The Wake on Radio feature allows flexible, autonomous RF sensing, qualification, and demodulation without required MCU activity, using a subsystem of the EFR32MG1X232 including the Radio Controller (RAC), Peripheral Reflex System (PRS), and Low Energy peripherals. Wake on Radio implementation may typically include the following functionality:

- Periodic trigger to start RF evaluation from the RTCC, GPIO or other low energy peripherals
- Received Signal Strength Indicator (RSSI) qualification
- Preamble and frame sync qualification
- Frame header qualification, including address filtering
- Autonomous packet demodulation and buffering
- Optional transfer of RSSI values to RAM via DMA
- Timeout to disable the receiver through the PRS in case of false alarm

3.3.7 RFSENSE

The RFSENSE module generates a system wakeup interrupt upon detection of wideband RF energy at the antenna interface, providing true RF wakeup capabilities from low energy modes including EM2, EM3 and EM4.

RFSENSE triggers on a relatively strong RF signal and is available in the lowest energy modes, allowing exceptionally low energy consumption. RFSENSE does not demodulate or otherwise qualify the received signal, but software may respond to the wakeup event by enabling normal RF reception.

Various strategies for optimizing power consumption and system response time in presence of false alarms may be employed using available timer peripherals.

3.3.8 Flexible Frame Handling

EFR32MG1X232 has an extensive and flexible frame handling support for easy implementation of even complex communication protocols. The Frame Controller (FRC) supports all low level and timing critical tasks together with the Radio Controller and Modulator/Demodulator:

- Highly adjustable preamble length
- Up to 2 simultaneous synchronization words, each up to 32 bits and providing separate interrupts
- Frame disassembly and address matching (filtering) to accept or reject frames
- Automatic ACK frame assembly and transmission
- Fully flexible CRC generation and verification:
 - Multiple CRC values can be embedded in a single frame
 - 8, 16, 24 or 32-bit CRC value
 - Configurable CRC bit and byte ordering
- Selectable bit-ordering (least significant or most significant bit first)
- Optional data whitening
- Optional Forward Error Correction (FEC), including convolutional encoding / decoding and block encoding / decoding
- Half rate convolutional encoder and decoder with constraint lengths from 2 to 7 and optional puncturing
- Fully configurable block codes for sub-GHz protocols, supporting both linear codes and table based lookup (e.g. Wireless M-bus 3-out-of-6 coding)
- Optional symbol interleaving, typically used in combination with FEC
- Symbol coding, such as Manchester or DSSS, supported in the MODEM, or biphase space encoding using FEC hardware
- UART encoding over air, with start and stop bit insertion / removal
- Test mode support, such as modulated or unmodulated carrier output
- Received frame timestamping

3.3.9 Packet and State Trace

The EFR32MG1X232 Frame Controller has a packet and state trace unit that provides valuable information during the development phase. It features:

- Non-intrusive trace of transmit data, receive data and state information
- Data observability on a single-pin UART data output, or on a two-pin SPI data output
- Configurable data output bitrate / baudrate
- Multiplexed transmitted data, received data and state / meta information in a single serial data stream

3.3.10 Data Buffering

The EFR32MG1X232 features an advanced buffer controller (BUFC) capable of handling up to 4 buffers of adjustable size from 64 bytes to 4096 bytes. Each buffer can be used for RX, TX or both. The buffer data is located in RAM, enabling zero-copy operations.

3.3.11 Radio Controller (RAC)

The Radio Controller controls the top level state of the radio subsystem in the EFR32MG1X232. It performs the following tasks:

- Precisely-timed control of enabling and disabling of the receiver and transmitter circuitry
- Run-time calibration of receiver, transmitter and frequency synthesizer
- Detailed frame transmission timing, including optional LBT or CSMA-CA

3.3.12 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. EFR32 devices support various levels of hardware-accelerated encryption, depending on the part. Section 2. [Ordering Information](#) specifies whether this part has **full** or **AES-only** crypto support. AES-only devices support AES encryption and decryption with 128- or 256-bit keys. Full crypto support adds RSA-2048, ECC over both GF(P) and GF(2^m), SHA-1 and SHA-2.

Supported modes of operation for AES includes ECB, CTR, CBC, PCBC, CFB, OFB, CBC-MAC, GMAC, CCM and GCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO is tightly linked to the BUFC enabling fast and efficient autonomous cipher operations on data buffer content. It allows fast processing of ECC, RSA and SHA with little CPU intervention. CRYPTO also provides trigger signals for DMA read and write operations.

3.3.13 True Random Number Generator

The Frame Controller (FRC) implements a true random number generator that extracts noise from the RF receive chain. Data can be read from a register 32 bits at a time, or larger blocks of random data can be written directly to RAM.

Output from the random number generator can be used either directly or as a seed or entropy source for software based random number generator algorithms such as Fortuna.

3.3.14 System Processor

The ARM Cortex-M processor subsystem integrates the following features and tasks in the system:

- 32-bit ARM Cortex-M RISC processor achieving 1.25 Dhrystone MIPS/MHz
- Memory Protection Unit (MPU) supporting up to 8 memory segments
- Up to 256 kB flash program memory
- Up to 32 kB RAM data memory
- Advanced and flexible protocol support, in cooperation with the Frame Controller
- Configuration and event handling of all modules
- 2-pin Serial-Wire debug interface, which can be disabled

The Cortex-M4 is equipped with DSP instruction support and a floating-point unit (FPU).

3.3.15 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active/EM1 Sleep.

3.3.16 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller features 8 channels capable of performing memory operations independently of software. This reduces both energy consumption and software workload.

3.3.17 Integrated Voltage Regulators

The EFR32MG1X232 generates internal supply voltages from integrated regulators. This means that only a single external supply voltage is required, from which all internal voltages are created. An optional integrated DC-DC buck regulator, further detailed in section [3.3.37 Integrated DC-DC Converter \(DC-DC\)](#), can be utilized to further reduce the current consumption. The DC-DC regulator requires one external inductor and one external capacitor.

3.3.18 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFR32MG1X232. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset and watchdog reset.

3.3.19 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available. The EMU can also be used to turn off the power to unused RAM blocks. The EMU also contains control registers for the DC-DC regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple supply voltages. It has 4 channels which can be programmed individually by the user to determine if a sensed supply has fallen below a chosen threshold.

3.3.20 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFR32MG1X232. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

3.3.21 Watchdog (WDOG)

The watchdog timer with window monitoring capabilities can monitor the Peripheral Reflex System and generate a reset in case of a system failure to improve application reliability.

3.3.22 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality can be applied by the PRS. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

3.3.23 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I²S

3.3.24 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

3.3.25 Inter-Integrated Circuit Interface (I²C)

The I²C module provides an interface between the MCU and a serial I²C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I²C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

3.3.26 Protocol Timer (PROTIMER)

The PROTIMER is perfectly suited for radio protocol time-keeping, featuring support for time-slotted and random backoff LBT/CSMA radio access mechanisms. The PROTIMER includes a capture/compare functionality, including several capture registers, configurable to capture counter or RTCC values upon trigger events selected from Peripheral Reflex System events or radio events. The capture register values may be used for received frame timestamping. The compare feature produces output events upon match of captured values to programmed comparison values, which can be used to enable or disable the RF receiver without MCU intervention.

3.3.27 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. Please refer to Section [3.4 Configuration Summary](#) for available TIMER units and features in the EFR32MG1X232

The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER_0 only.

3.3.28 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators (Section [3.3.2 Integrated Oscillators](#)) with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. When receiving frames, the RTCC value can be used for timestamping. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes.

3.3.29 Low Energy Timer (LETIMER™)

The unique LETIMER, is a 16-bit timer that is available in energy mode EM2 DeepSleep in addition to EM1 Sleep and EM0 Active. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter and Calendar (RTCC), and can be configured to start counting on compare matches from the RTCC.

3.3.30 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO) or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

3.3.31 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNn_S0IN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFRCO. The module may operate in energy mode EM0 Active, EM1 Sleep, EM2 DeepSleep and EM3 Stop.

3.3.32 General Purpose Input/Output (GPIO)

EFR32MG1X232 has 31 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

3.3.33 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to analog modules ADC, ACMP, and IDAC on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs. See [6.4 Analog Port \(APORT\)](#) for an illustration of the APORT connections.

3.3.34 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software.

The ACMP can also be used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold.

3.3.35 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 MSamples/s. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples.

The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of source, including pins configurable as either single-ended or differential.

3.3.36 Digital to Analog Current Converter (IDAC)

The Digital to Analog Current Converter can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The current is programmable between 0.05 μA and 64 μA with several ranges with various step sizes.

3.3.37 Integrated DC-DC Converter (DC-DC)

The DC-DC buck converter covers a wide range of load currents and provides high efficiency in energy modes EM0, EM1, EM2 and EM3. Patent-pending RF noise mitigation allows operation of the DC-DC converter without degrading radio sensitivity. The converter has three modes: low noise (LN), low power (LP), and bypass. Each operating mode transition is initiated by firmware and executed by an integrated hardware state machine, providing well-controlled transitions. Bypass mode may be entered when the input voltage is too low for efficient operation of the DC-DC converter. In Bypass mode, the DC-DC input supply is internally connected directly to its output through a low resistance switch. Bypass mode also supports in-rush current limiting to avoid dipping the input supply due to excessive current transients.

Key Features:

- Wide load range from sub- μA to 200 mA
- High efficiency up to 90%
- Low Noise (LN), Low Power (LP) and Bypass operating modes for high performance and low energy applications
 - Fast wakeup from LP to LN to support quick EM2 to EM0 transition
 - Low 50 nA quiescent current in LP mode to support micro-ampere range load currents
- Optimized for integration with the on-board radio
 - Switching frequency programmable from 3 MHz to 8 MHz
 - RF noise mitigation mechanism
- Supports wide range of passive part selection
 - External capacitor range from 1 μF to 10 μF with external 4.7 μH inductor
- Protection features
 - Programmable sourcing and sinking current limits
 - Output short-circuit protection
 - Dead-time protection




Figure 3.2. Functional Diagram of the DC-DC Converter

3.3.37.1 DC-DC Converter Powertrain

The powertrain consists of low-resistance P-channel (PFET1) and N-channel (NFET) switches, combined with a current limiter and zero-crossing detector. The power switches provide programmable drive strength by selection of a number of slices for each switch. The switching logic takes either a PWM signal from a low-noise controller or pulses from a low-power controller and drives PFET1 and NFET switches using proper dead-time control. The powertrain can switch in both forced Continuous Conduction Mode (CCM) mode and load-adaptive Continuous Conduction/Discontinuous Conduction (CCM/DCM) mode. Load-adaptive CCM/DCM mode has superior efficiency in light load conditions, whereas forced CCM mode provides the best transient response and noise control when the radio is on.

The DC-DC converter includes a current limiter to protect PFET1 from large transient currents. Whenever a current overload is detected, the switching logic advances the transition from PFET1 to NFET and optionally sends an interrupt signal to the processor.

A zero-voltage detector is included to prevent reverse current in DCM mode. When NFET is on and zero voltage is detected across NFET, the switching logic will turn NFET off to prevent reverse current. The zero-voltage detector can be disabled to enable forced CCM mode. It can also be configured as a programmable reverse current limiter.

3.3.37.2 DC-DC Converter Low Noise (LN) Controller

The LN controller consists of an active-RC type-III compensator, a ramp generator and a PWM comparator. The compensator generates an error voltage from on-chip feedback, which is compared against a ramp voltage by the PWM comparator. The resulting PWM signal is duty-cycle limited between 3% and 96%, with circuitry to avoid control-loop lockout. The PWM frequency can be generated from the ramp generator's oscillator or from an external clock from the radio's RF synthesizer. Noise mitigation hardware post-processes the PWM signal to avoid in-band noise coupling into the radio system.

3.3.37.3 DC-DC Converter Low Power (LP) Controller

The LP controller consists of a continuous-time comparator with hysteresis and a constant frequency pulse generator. When the output voltage is lower than the low threshold of the comparator, the pulse generator is enabled to activate the powertrain. The powertrain switches at a constant-frequency with a fixed duty cycle of about 90%. When the DC-DC output exceeds the comparator's high threshold, the pulse generator is disabled until the cycle starts over again on the next low-threshold crossing. The comparator has four programmable response-time settings. The lowest setting consumes only approximately 50nA, providing high-efficiency regulation of current loads down to the micro-ampere range.

3.4 Configuration Summary

The features of the EFR32MG1X232 is a subset of the feature set described in the EFR32 Reference Manual. [Table 3.1 Configuration Summary on page 11](#) describes device specific implementation of the features. Remaining modules support full configuration.

Table 3.1. Configuration Summary

| Module | Configuration | Pin Connections |
|--------|---------------------------------|---------------------------------|
| USART0 | IrDA I ² S SmartCard | US0_TX, US0_RX, US0_CLK, US0_CS |
| USART1 | IrDA I ² S SmartCard | US1_TX, US1_RX, US1_CLK, US1_CS |
| TIMER0 | with DTI. | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | | TIM1_CC[3:0] |

3.5 Memory Map

The EFR32MG1X232 memory map is shown in the figure below. RAM and flash sizes are for the largest memory configuration.




Figure 3.3. EFR32MG1X232 Memory Map

4. Electrical Characteristics

4.1 Test Conditions

4.1.1 Typical Values

Typical values are based on $T_{AMB}=25\text{ }^{\circ}\text{C}$ and $V_{DD}=3.3\text{ V}$, as defined in [4.3.1 General Operating Conditions](#), by production test and/or technology characterization unless otherwise specified.

Radio performance numbers are measured in conducted mode, based on Silicon Labs reference designs using output power-specific external RF impedance-matching networks, further identified in [Section 5. Application Circuits](#), for interfacing to a $50\ \Omega$ antenna.

4.1.2 Minimum and Maximum Values

Minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in [4.3.1 General Operating Conditions](#).

4.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions is not guaranteed. Stress beyond the limits specified in may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in [4.3.1 General Operating Conditions](#).

Table 4.1. Absolute Maximum Ratings

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-----------------|----------------|------|-----|--------------------------|--------------------|
| Storage temperature range | T_{STG} | | -50 | - | 150 | $^{\circ}\text{C}$ |
| External main supply voltage | V_{DDMAX} | | 0 | - | 3.8 | V |
| External main supply voltage ramp rate | $V_{DDRAMPMAX}$ | | - | - | 1 | V / μs |
| Voltage on any 5V tolerant GPIO pin ¹ | V_{DIGPIN} | | -0.3 | - | Min of 5.25 and IOVDD +2 | V |
| Voltage on non-5V tolerant GPIO pins | | | -0.3 | - | IOVDD+0.3 | V |
| Voltage on HFXO pins | $V_{HFXOPIN}$ | | -0.3 | - | 1.4 | V |
| Voltage on RF pins 2G4RF_IOP and 2G4RF_ION | V_{MAX2G4} | | TBD | - | TBD | V |
| Total current into V_{SS} ground lines (sink) | I_{VSSMAX} | | - | - | TBD | mA |
| Current per I/O pin (sink) | I_{IOMAX} | | - | - | 50 | mA |
| Current per I/O pin (source) | | | - | - | 50 | mA |
| Current for all I/O pins (sink) | $I_{IOALLMAX}$ | | - | - | TBD | mA |
| Current for all I/O pins (source) | | | - | - | TBD | mA |
| Voltage difference between AVDD and VREGVDD | ΔV_{DD} | | - | - | 0.3 | V |

Note:

1. When a GPIO pin is routed to the analog module through the APORT, the maximum voltage = IOVDD.

4.3 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- VREGVDD must be the highest voltage in the system
- VREGVDD \geq AVDD
- VREGVDD \geq DVDD
- DVDD \geq PAVDD
- DVDD \geq DECOUPLE
- AVDD \geq IOVDD

4.3.1 General Operating Conditions

Table 4.2. General Operating Conditions

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-----------------------|---|------------|------|------------|------|
| Ambient temperature range | T _{AMB} | | -40 | 25 | 85 | °C |
| VREGVDD Operating supply voltage | V _{VREGVDD} | | 1.62 | 3.3 | 3.8 | V |
| RFVDD Operating supply voltage | V _{RFVDD} | | 1.62 | - | V(VREGVDD) | V |
| AVDD Operating supply voltage | V _{AVDD} | AVDD must be tied to VREGVDD | V(VREGVDD) | - | V(VREGVDD) | V |
| DVDD Operating supply voltage | V _{DVDD} | | 1.62 | - | V(VREGVDD) | V |
| PAVDD Operating supply voltage | V _{PAVDD} | | 1.62 | - | 3.8 | V |
| IOVDD Operating supply voltage | V _{IOVDD} | | 1.62 | - | V(VREGVDD) | V |
| DECOUPLE Operating supply voltage | V _{DECOUPLE} | | 1.08 | 1.2 | 1.32 | V |
| Difference between AVDD and VREGVDD, ABS(AVDD-VREGVDD) | dV _{DD} | | - | - | 0.1 | V |
| HFCLK frequency | f _{CORE} | 0 wait-states (MODE = WS0) ¹ | - | - | 26 | MHz |
| | | 1 wait-states (MODE = WS1) ¹ | - | 38.4 | 40 | MHz |
| Note: | | | | | | |
| 1. in MSC_READCTRL register | | | | | | |

4.4 DC-DC Converter

Test conditions: $L_{DCDC}=4.7\ \mu\text{H}$, $C_{DCDC}=1.0\ \mu\text{F}$, $V_{DCDC_I}=3.3\ \text{V}$, $V_{DCDC_O}=1.8\ \text{V}$, $I_{DCDC_LOAD}=50\ \text{mA}$, Heavy Drive configuration, $F_{DCDC_LN}=8\ \text{MHz}$, unless otherwise indicated.

Table 4.3. DC-DC Converter

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--------------------------------------|-----------------|--|-----|-----|-----|---------------|
| Input voltage range | V_{DCDC_I} | Bypass mode | TBD | - | 3.8 | V |
| | | Low noise (LN) or low power (LP) mode, 1.8 V output, 200 mA load current | 2.4 | - | 3.8 | V |
| Output voltage range | V_{DCDC_O} | 1.8V configuration | 1.8 | - | - | V |
| Steady-state output ripple | V_R | ESR=50 Ω , ESL=2 nH on 1 μF filter cap. Radio disabled | - | 3 | - | mVpp |
| | | ESR=50 Ω , ESL=2 nH on 1 μF filter cap. Radio enabled | - | TBD | - | mVpp |
| Output voltage under/overshoot | V_{OV} | CCM Mode (LNFORCECCM ¹ = 1), Load changes between 0 mA and 100 mA | - | 100 | - | mV |
| | | DCM Mode (LNFORCECCM ¹ = 0), Load changes between 0 mA and 10 mA | - | 150 | - | mV |
| DC line regulation | V_{REG} | Input changes between 3.8 V and 2.4 V | - | 0.1 | - | % |
| DC load regulation | I_{REG} | Load changes between 0 mA and 100 mA in CCM mode | - | 0.1 | - | % |
| Quiescent current | I_{DCDC_Q} | Low power (LP) mode, lowest bias setting (LPCMPBIAS ¹ = BIAS0) | - | 50 | - | nA |
| | | Low noise (LN) mode, DCM configuration (LNFORCECCM ¹ = 0) | - | 0.3 | - | mA |
| | | Low noise (LN) mode, CCM configuration (LNFORCECCM ¹ = 1) | - | 0.8 | - | mA |
| Max load current | I_{LOAD_MAX} | Low noise (LN) mode | - | - | 200 | mA |
| | | Low power (LP) mode | - | - | 10 | mA |
| Capacitance of DCDC output capacitor | C_{DCDC} | | 1 | - | 10 | μF |
| Inductance of DCDC output inductor | L_{DCDC} | | - | 4.7 | - | μH |
| Resistance in Bypass mode | R_{BYP} | | - | 0.8 | - | Ω |
| Peak current limit range | I_{PK} | | 20 | - | 640 | mA |
| Peak current limit step | I_{PK_STEP} | Light drive ² | - | 20 | - | mA |
| | | Medium Drive ² | - | 40 | - | mA |
| | | Heavy Drive ² | - | 80 | - | mA |
| Switching frequency | F_{LN} | Low noise (LN) mode | 3 | - | 8 | MHz |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|--------|----------------|-----|-----|-----|------|
| Note: | | | | | | |
| 1. In MU_DCDCMISCCTRL register | | | | | | |
| 2. Drive levels are defined by configuration of the P/NSLICESEL register. Light Drive: P/NSLICESEL=3; Medium Drive: P/NSLICESEL=7; Heavy Drive: P/NSLICESEL=15. | | | | | | |

Confidential

4.4.1 DC-DC Converter Typical Performance Characteristics

Default test conditions: CCM mode, $L_{DCDC}=4.7\ \mu\text{H}$, $C_{DCDC}=1.0\ \mu\text{F}$, $V_{DCDC_I}=3.3\ \text{V}$, $V_{DCDC_O}=1.8\ \text{V}$, $F_{DCDC_LN}=8\ \text{MHz}$




Figure 4.1. DC-DC Electrical Characteristics

4.5 Current Consumption

4.5.1 Current Consumption 1.8 V without DC-DC Converter

Unless otherwise indicated VREGVDD = AVDD = DVDD = RFVDD = PAVDD= 1.8 V. EMU_PWRCFG_PWRCG=NODCDC. EMU_DCDCCTRL_DCDCMODE=BYPASS. See [Figure 5.1 EFR32MG1X232 Typical Application Circuit: Direct Supply Configuration without DC-DC converter on page 44.](#)

Table 4.4. Current Consumption 1.8V without DC/DC

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|---------------------|--|-----|-----|-----|--------|
| Current consumption in EM0 Active mode with radio disabled, All peripherals disabled | I _{ACTIVE} | 38.4 MHz crystal, CPU running while loop from flash | - | TBD | - | μA/MHz |
| | | 38 MHz HFRCO, CPU running Prime from flash | - | TBD | - | μA/MHz |
| | | 38 MHz HFRCO, CPU running while loop from flash | - | TBD | - | μA/MHz |
| | | 38 MHz HFRCO, CPU running CoreMark from flash | - | TBD | - | μA/MHz |
| | | 26 MHz HFRCO, CPU running while loop from flash | - | TBD | - | μA/MHz |
| | | 1 MHz HFRCO, CPU running while loop from flash | - | TBD | - | μA/MHz |
| Current consumption in EM1 Sleep mode with radio disabled. All peripherals disabled | I _{IDLE} | 38.4 MHz crystal | - | TBD | - | μA/MHz |
| | | 38 MHz HFRCO | - | TBD | - | μA/MHz |
| | | 26 MHz HFRCO | - | TBD | - | μA/MHz |
| | | 1 MHz HFRCO | - | TBD | - | μA/MHz |
| Current consumption in EM2 DeepSleep mode. | I _{EM2} | Full RAM retention and RTCC running from LFXO | - | TBD | - | μA |
| Current consumption in EM3 Stop mode | I _{EM3} | Full RAM retention and CRYO-TIMER running from ULFRCO | - | TBD | - | μA |
| Current consumption in EM4 Hibernate mode | I _{EM4} | 128 byte RAM retention, RTCC running from LFXO | - | TBD | - | μA |
| | | 128 byte RAM retention, CRYO-TIMER running from ULFRCO | - | TBD | - | μA |
| | | 128 byte RAM retention, no RTCC | - | TBD | - | μA |
| Current consumption in EM4 Shutoff mode | I _{EM4S} | No RAM retention, no RTCC | - | TBD | - | μA |

4.5.2 Current Consumption 3.3 V without DC-DC Converter

Unless otherwise indicated VREGVDD = AVDD = DVDD = RFVDD = PAVDD= 3.3 V. EMU_PWRCFG_PWRCG=NODCDC. EMU_DCDCCTRL_DCDCMODE=BYPASS. See [Figure 5.1 EFR32MG1X232 Typical Application Circuit: Direct Supply Configuration without DC-DC converter](#) on page 44.

Table 4.5. Current Consumption 3.3V without DC/DC

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|---------------------|--|-----|------|-----|--------|
| Current consumption in EM0 Active mode with radio disabled, All peripherals disabled | I _{ACTIVE} | 38.4 MHz crystal, CPU running while loop from flash | - | 124 | - | µA/MHz |
| | | 38 MHz HFRCO, CPU running Prime from flash | - | 85 | - | µA/MHz |
| | | 38 MHz HFRCO, CPU running while loop from flash | - | 99 | - | µA/MHz |
| | | 38 MHz HFRCO, CPU running CoreMark from flash | - | TBD | - | µA/MHz |
| | | 26 MHz HFRCO, CPU running while loop from flash | - | 100 | - | µA/MHz |
| | | 1 MHz HFRCO, CPU running while loop from flash | - | TBD | - | µA/MHz |
| Current consumption in EM1 Sleep mode with radio disabled. All peripherals disabled | I _{IDLE} | 38.4 MHz crystal | - | 45 | - | µA/MHz |
| | | 38 MHz HFRCO | - | 27 | - | µA/MHz |
| | | 26 MHz HFRCO | - | 28 | - | µA/MHz |
| | | 1 MHz HFRCO | - | TBD | - | µA/MHz |
| Current consumption in EM2 DeepSleep mode. | I _{EM2} | Full RAM retention and RTCC running from LFXO | - | 2.92 | - | µA |
| Current consumption in EM3 Stop mode | I _{EM3} | Full RAM retention and CRYO-TIMER running from ULFRCO | - | TBD | - | µA |
| Current consumption in EM4 Hibernate mode | I _{EM4} | 128 byte RAM retention, RTCC running from LFXO | - | TBD | - | µA |
| | | 128 byte RAM retention, CRYO-TIMER running from ULFRCO | - | TBD | - | µA |
| | | 128 byte RAM retention, no RTCC | - | TBD | - | µA |
| Current consumption in EM4 Shutoff mode | I _{EM4S} | no RAM retention, no RTCC | - | TBD | - | µA |

4.5.3 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD = 1.8 V DC-DC output. See [Figure 5.2 EFR32MG1X232 Typical Application Circuit: Configuration with DC-DC Converter \(PAVDD from VDCDC\)](#) on page 44 or [Figure 5.3 EFR32MG1X232 Typical Application Circuit: Configuration with DC-DC Converter \(PAVDD from VDD\)](#) on page 45.

Table 4.6. Current Consumption 3.3V with DC/DC

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|---------------------|--|-----|------|-----|--------|
| Current consumption in EM0 Active mode with radio disabled. All peripherals disabled, DCDC in LowNoise mode | I _{ACTIVE} | 38.4 MHz crystal, CPU running while loop from flash. | - | 94 | - | μA/MHz |
| | | 38 MHz HFRCO, CPU running Prime from flash | - | 60 | - | μA/MHz |
| | | 38 MHz HFRCO, CPU running while loop from flash | - | 69 | - | μA/MHz |
| | | 38 MHz HFRCO, CPU running CoreMark from flash | - | TBD | - | μA/MHz |
| | | 26 MHz HFRCO, CPU running while loop from flash | - | 75 | - | μA/MHz |
| | | 1 MHz HFRCO, CPU running while loop from flash | - | TBD | - | μA/MHz |
| Current consumption in EM1 Sleep mode with radio disabled. All peripherals disabled, DCDC in LowPower mode. | I _{IDLE} | 38.4 MHz crystal | - | 39 | - | μA/MHz |
| | | 38 MHz HFRCO | - | 20 | - | μA/MHz |
| | | 26 MHz HFRCO | - | 21 | - | μA/MHz |
| | | 1 MHz HFRCO | - | TBD | - | μA/MHz |
| Current consumption in EM2 DeepSleep mode. | I _{EM2} | Full RAM retention and RTCC running from LFXO ¹ | - | 1.35 | - | μA |
| Current consumption in EM3 Stop mode | I _{EM3} | Full RAM retention and CRYO-TIMER running from ULFRCO ² | - | 1 | - | μA |
| Current consumption in EM4 Hibernate mode | I _{EM4} | 128 byte RAM retention, RTCC running from LFXO | - | 0.7 | - | μA |
| | | 128 byte RAM retention, CRYO-TIMER running from ULFRCO | - | 0.5 | - | μA |
| | | 128 byte RAM retention, no RTCC | - | 0.3 | - | μA |
| Current consumption in EM4 Shutoff mode | I _{EM4S} | no RAM retention, no RTCC | - | 0.2 | - | μA |
| Note: | | | | | | |
| 1. Target for planned revision. Current silicon performance is 2.3 μA | | | | | | |
| 2. Target for planned revision. | | | | | | |

4.5.4 Current Consumption Using Radio

Unless otherwise indicated VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. See [Figure 5.2 EFR32MG1X232 Typical Application Circuit: Configuration with DC-DC Converter \(PAVDD from VDCDC\)](#) on page 44. or [Figure 5.3 EFR32MG1X232 Typical Application Circuit: Configuration with DC-DC Converter \(PAVDD from VDD\)](#) on page 45.

Table 4.7. Current Consumption Using Radio 3.3 V with DC-DC

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|----------------------|---|-----|------|-----|------|
| Current consumption in receive mode, active packet reception (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled) | I _{RX} | 1 Mbit/s, 2GFSK, F = 2.4 GHz | - | 8.6 | - | mA |
| | | 802.15.4 receiving frame, F = 2.4 GHz | - | 9.1 | - | mA |
| Current consumption in polled RX mode (radio active for 200 μs every second to check for traffic) | I _{RX_POLL} | 1 Mbit/s, 2GFSK, F = 2.4 GHz | - | 4 | - | μA |
| Current consumption in transmit mode (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled) | I _{TX} | CW, 0 dBm, F = 2.4 GHz | - | 8.2 | - | mA |
| | | CW, 3 dBm, F = 2.4 GHz | - | 16.4 | - | mA |
| | | CW, 8 dBm, F = 2.4 GHz | - | 25.5 | - | mA |
| | | CW, 10.5 dBm, F = 2.4 GHz | - | 34.5 | - | mA |
| | | CW, 16.5 dBm, F = 2.4 GHz, PAVDD connected directly to external 3.3V supply | - | 88 | - | mA |
| | | CW, 19.5 dBm, F = 2.4 GHz, PAVDD connected directly to external 3.3V supply | - | 133 | - | mA |

4.6 Wake up times

Table 4.8. Wake up times

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|----------------|---------------------------|-----|-----|------|------------|
| Wake up from EM2 Deep-Sleep | t_{EM2_WU} | Code execution from RAM | - | 2.8 | 3.4 | μs |
| | | Code execution from FLASH | - | 7.8 | 10.4 | μs |
| Wakeup time from idle, executing from flash | t_{IDLE} | Executing from flash | - | TBD | - | AHB Clocks |
| | | Executing from RAM | - | TBD | - | AHB Clocks |
| Wake up from EM3 Stop | t_{EM3_WU} | Executing from flash | - | 2.8 | 3.4 | μs |
| | | Executing from RAM | - | TBD | - | μs |
| Wake up from EM4 Hibernate ¹ | t_{EM4H_WU} | Executing from flash | - | TBD | - | μs |
| | | Executing from RAM | - | TBD | - | μs |
| Wake up from EM4 Shutoff ¹ | t_{EM4S_WU} | Executing from flash | - | TBD | - | μs |
| | | Executing from RAM | - | TBD | - | μs |
| Note: | | | | | | |
| 1. Time from wakeup request till first instruction is executed. Wakeup results in device reset. | | | | | | |

4.7 Brown Out Detector

Table 4.9. Brown Out Detector

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|-------------------------|------------------------------|----------------------------------|-----|-----|-----|------|
| DECOUPLE BOD threshold | $V_{\text{DECOUPLEBOD}}$ | | TBD | TBD | TBD | V |
| DECOUPLE BOD hysteresis | $V_{\text{DECOUPLE_HYST}}$ | | - | TBD | - | V |
| DECOUPLE response time | $t_{\text{DECOUPLE_DELAY}}$ | Supply drops at 1V/ μ s rate | - | TBD | - | nS |
| DVDD BOD threshold | V_{DVddbod} | DVDD rising | TBD | TBD | TBD | V |
| | | DVDD falling | TBD | TBD | TBD | V |
| DVDD BOD hysteresis | $V_{\text{DVddbod_HYST}}$ | | - | TBD | - | mV |
| DVDD response time | $t_{\text{DVddbod_DELAY}}$ | Supply drops at 1V/ μ s rate | - | TBD | - | nS |
| AVDD BOD threshold | V_{AVddbod} | AVDD rising | TBD | TBD | TBD | V |
| | | AVDD falling | TBD | TBD | TBD | V |
| AVDD BOD hysteresis | $V_{\text{AVddbod_HYST}}$ | | - | TBD | - | mV |
| AVDD response time | $t_{\text{AVddbod_DELAY}}$ | Supply drops at 1V/ μ s rate | - | TBD | - | nS |
| EM4 BOD threshold | V_{EM4BOD} | AVDD rising | TBD | TBD | TBD | V |
| | | AVDD falling | TBD | TBD | TBD | V |
| EM4 BOD hysteresis | $V_{\text{EM4BOD_HYST}}$ | | - | TBD | - | mV |
| EM4 response time | $t_{\text{EM4BOD_DELAY}}$ | Supply drops at 1V/ μ s rate | - | TBD | - | nS |

4.8 Frequency Synthesizer Characteristics

Table 4.10. Frequency Synthesizer Characteristics

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-------------------------------|-------------------------|------|-----|------|------|
| RF Synthesizer Frequency range | $F_{\text{RANGE_2400}}$ | 2.4 GHz frequency range | 2400 | - | 2485 | MHz |
| LO tuning frequency resolution with 38.4 MHz crystal | $F_{\text{RES_2400}}$ | 2400 - 2485 MHz | - | - | 73 | Hz |
| Maximum frequency deviation with 38.4 MHz crystal | $\Delta F_{\text{MAX_2400}}$ | | - | - | 1677 | kHz |

4.9 2.4 GHz RF Transceiver Characteristics

4.9.1 RF Transmitter General Characteristics for the 2.4 GHz Band

Unless otherwise indicated T=25°C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.440 GHz. Test circuit according to [Figure 5.2 EFR32MG1X232 Typical Application Circuit: Configuration with DC-DC Converter \(PAVDD from VDCDC\) on page 44](#) and [Figure 5.4 Typical 2.4 GHz RF impedance-matching network circuits on page 45](#).

Table 4.11. RF Transmitter General Characteristics for 2.4 GHz Band

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-----------------------|--|------|-----|--------|------|
| Maximum TX power ¹ | POUT _{MAX} | 0 dBm-rated part numbers | - | 0 | - | dBm |
| Minimum active TX Power | POUT _{MIN} | | | -62 | - | dBm |
| Output power step size | POUT _{STEP} | -5 dBm < Output power < 0 dBm | - | 1 | - | dB |
| Output power variation vs supply at POUT _{MAX} | POUT _{VAR_V} | 1.8 V < V(VREGVDD) < 3.3 V without DC-DC converter | - | 6 | - | dB |
| | | 1.8 V < V(VREGVDD) < 3.3 V using DC-DC converter | - | 2 | - | dB |
| Output power variation vs temperature at POUT _{MAX} | POUT _{VAR_T} | From -40 to +85° C | - | 2 | - | dB |
| Output power variation vs RF frequency at POUT _{MAX} | POUT _{VAR_F} | Over RF tuning frequency range | - | 1 | - | dB |
| RF tuning frequency range | F _{RANGE} | | 2400 | - | 2483.5 | MHz |
| Note: | | | | | | |
| 1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of 2. Ordering Information | | | | | | |

4.9.2 RF Receiver General Characteristics for the 2.4 GHz Band

Unless otherwise indicated T=25°C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.440 GHz. Test circuit according to [Figure 5.2 EFR32MG1X232 Typical Application Circuit: Configuration with DC-DC Converter \(PAVDD from VDCDC\) on page 44](#) and [Figure 5.4 Typical 2.4 GHz RF impedance-matching network circuits on page 45](#).

Table 4.12. RF Receiver General Characteristics for 2.4 GHz Band

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|--------------------------|-----------------|------|-----|--------|------|
| RF tuning frequency range | F _{RANGE} | | 2400 | - | 2483.5 | MHz |
| Receive mode maximum spurious emission | SPUR _{RX} | 30 MHz to 1 GHz | - | -57 | - | dBm |
| | | 1 GHz to 12 GHz | - | -47 | - | dBm |
| Level above which RFSENSE will trigger | RFSENSE _{TRIG} | CW at 2.45 GHz | - | -17 | - | dBm |
| Level below which RFSENSE will not trigger | RFSENSE _{THRES} | | - | -50 | - | dBm |