mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!




Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



DATASHEET

8 PIN SOP DUAL CHANNEL HIGH SPEED 10MBit/s LOGIC GATE PHOTOCOUPLER EL063X series



Features

•Compliance Halogen Free .

- (Br <900 ppm ,Cl <900 ppm , Br+Cl < 1500 ppm)
- •High speed 10Mbit/s
- •10kV/µs min. common mode transient immunity (EL0631)
- Guaranteed performance from -40 to 85° C
- Wide operating temperature range of -40 ℃ to 100 ℃
- · Logic gate output
- High isolation voltage between input and output (Viso=3750 V rms)
- Compliance with EU REACH
- · Pb free and RoHS compliant
- UL and cUL approved(No. E214129)
- VDE approved (No.40028116)
- SEMKO approved
- NEMKO approved
- DEMKO approved
- FIMKO approved

Description

The EL0630 and EL0631 are dual channel devices each consists of an infrared emitting diode optically coupled to a high speed integrated photo detector logic gate with a strobable output. The devices are packaged in an 8-pin small outline package which

conforms to the standard SO8 footprint.

Applications


- Ground loop elimination
- LSTTL to TTL, LSTTL or 5 volt CMOS
- Line receiver, data transmission
- Data multiplexing
- Switching power supplies
- · Pulse transformer replacement
- Computer peripheral interface

Truth Table (Positive Logic)

Input	Output
Н	L
L	Н

<u>Schematic</u>

EVERLIGH



Pin Configuration

- 1. Anode
- 2. Cathode
- 3. Cathode
- 4. Anode 5. Gnd
- 6. Vout 2
- 7. Vout 1
- 8. V_{CC}

Absolute Maximum Ratings (Ta=25℃)

	Parameter	Symbol	Rating	Unit
	DC/ Average Forward current	I _F	20	mA
Input	Reverse voltage	V _R	5	V
	Power dissipation	PD	45	mW
	Power dissipation	Pc	60	mW
Output	Output current	Ι _Ο	50	mA
Output	Output voltage	Vo	7.0	V
	Supply voltage (max 1 minute)	V _{CC}	7.0	V
Output F	Output Power Dissipation		80	mW
Isolation	Isolation voltage ^{*1}		3750	V rms
Operating temperature		T _{OPR}	-40 ~ +100	°C
Storage temperature		T _{STG}	-55 ~ +125	C
Solderin	g temperature ^{*2}	T _{SOL}	260	°C

Notes:

*1 AC for 1 minute, R.H.= 40 ~ 60% R.H. In this test, pins 1, 2, 3, 4 are shorted together, and pins 5, 6, 7, 8 are shorted together.

*2 For 10 seconds

Electrical Characteristics (Ta=-40 to 85 °C unless specified otherwise)

Input						
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Forward voltage	V _F	-	1.4	1.8	V	I _F =10mA
Reverse voltage	V_{R}	5.0	-	-	V	I _R =10μΑ
Temperature coefficient of forward voltage	$\Delta V_{F} / \Delta T_{A}$	-	-1.8	-	mV/℃	I _F =10mA
Input capacitance	C _{IN}	-	60	-	pF	$V_F = 0$, f=1MHz
Output						
Parameter	Symbol	Min	Тур.	Max.	Unit	Condition
High level supply current	I _{CCH}	-	13	18	mA	I _F =0mA, V _{CC} =5.5V
Low level supply current	I _{CCL}	-	15	21	mA	$I_{F} = 10 \text{mA}, V_{CC} = 5.5 \text{V}$


Transfer Characteristics (Ta=-40 to 85 ℃ unless specified otherwise)

Parameter	Symbol	Min	Тур.	Max.	Unit	Condition
HIGH Level Output Current	I _{OH}	-	-	100	μA	V_{CC} =5.5V, V_{O} =5.5V, I_{F} =250µA,
LOW Level Output Current	V _{OL}	-	-	0.6	V	V _{CC} =5.5V, I _F =5mA, I _{CL} =13mA
Input Threshold Current	I _{FT}	-	-	5	mA	$V_{CC} = 5.5V, V_{O} = 0.6V,$ $I_{OL} = 13mA$


Switching Characteristics (T_a=-40 to 85 °C, V_{CC}=5V, I_F=7.5mA unless specified otherwise)

Paran	neter	Symbol	Min	Тур.	Max.	Unit	Condition
Propagation time to outp level* ⁴ (Fig.11)		t _{PHL}	-	-	100	ns	C _L =15pF, R _L =350Ω, T _A =25 <i>°</i> C
Propagation time to outp level* ⁵ (Fig.11)		t _{PLH}	-	-	100	ns	C _L =15pF, R _L =350Ω, T _A =25 <i>°</i> C
Pulse width	distortion	t _{PHL} — t _{PLH}	-	-	35	ns	$C_L = 15 pF, R_L = 350 \Omega$
Output rise (Fig.11)	time* ⁶	t _r	-	40	-	ns	$C_L = 15 pF, R_L = 350 \Omega$
Output fall t (Fig.11)	time* ⁷	t _f	-	10	-	ns	$C_L = 15 pF, R_L = 350 \Omega$
Common Mode Transient	EL0630		5000			N/6	I _F =0mA ,V _{OH(MIN)} =2.0V, R _L =350Ω, T _A =25℃ IV _{CM} I =1KV(Fig.12)
Immunity at Logic High* ⁸	EL0631	- ICM _H I 10000	-	V/µs	$I_F =$ 0mA, V _{OH(MIN)} =2.0V, R _L =350Ω, T _A =25 °C IV _{CM} I=1KV(Fig.12)		
Common Mode Transient Immunity at Logic Low ^{*9}	EL0630	- ICM ₁ 1 -	5000		_	V/µs	I _F =7.5mA, V _{OL(MAX)} =0.8V, R _L =350Ω, T _A =25℃ IV _{CM} I =1KV(Fig.12)
	EL0631		10000	-	-	ν/μ۵	I _F =7.5mA, V _{OL(MAX)} =0.8V, R _L =350Ω, T _A =25℃ IV _{CM} I =1KV(Fig.12)

Typical Electro-Optical Characteristics Curves












Fig.2 Low Level Output Voltage vs. Ambient Temperature 0.8 Conditions: V_{oL} - Low Level Output Voltage (V) I_F= 5mA_ 0.7 V_E= 2V V_{cc}= 5.5V_ 0.6 I_{OL}=16mA OL=12.8mA 0.5 0.4 0.3 0.2 I_{OL}=9.6mA _{OL} =6.4mA 0.1 0.0 -40 -20 Ó 20 40 60 80 T_{A} - Ambient Temperature (°C)

EVERLIGHT

Fig.4 Input Threshold Current vs. Ambient Temperature






A

5

EVERLIGHT







Fig. 11 Test circuit and waveforms for tPHL, tPLH, tr, and tf

Fig. 12 Test circuit Common mode Transient Immunity



EVERLIGHT

Notes

- *3 The V_{CC} supply must be bypassed by a 0.1µF capacitor or larger. This can be either a ceramic or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible to the package V_{CC} and GND pins
- *4. t_{PLH} Propagation delay is measured from the 3.75mA level on the HIGH to LOW transition of the input current pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.
- *5. t_{PHL} Propagation delay is measured from the 3.75mA level on the LOW to HIGH transition of the input current pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.
- *6. t_r Rise time is measured from the 90% to the 10% levels on the LOW to HIGH transition of the output pulse.
- *7. t_f Fall time is measured from the 10% to the 90% levels on the HIGH to LOW transition of the output pulse.
- *8 CM_H The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the HIGH state (i.e., V_{OUT} > 2.0V).
- *9 CM_L The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the LOW output state (i.e., V_{OUT} < 0.8V).

Order Information

Part Number


EL063X(Z)-V


Note

- X = Part no. (X = 0 or 1)
- Z = Tape and reel option (TA, TB or none).
- V = VDE (optional)


Option	Description	Packing quantity
None	Standard	100 units per tube
-V	Standard + VDE	100 units per tube
(TA)	TA tape & reel option	2000 units per reel
(TB)	TB tape & reel option	2000 units per reel
(TA)-V	TA tape & reel option + VDE	2000 units per reel
(TB)-V	TB tape & reel option + VDE	2000 units per reel

9 Copyright © 2010, Everlight All Rights Reserved. Release Date : May 13, 2013. Issue No:DPC-0000175 Rev.4






Recommended pad layout for surface mount leadform







Device Marking




Notes


0630	denotes Device Number
Y	denotes 1 digit Year code
WW	denotes 2 digit Week code
V	denotes VDE (optional)



Tape & Reel Packing Specifications



Tape dimensions




Dimension No.	A0	A1	B0	D0	D1	E	F
Dimension(mm)	6.2±0.1	4.1±0.1	5.28±0.1	1.5±0.1	1.5±0.3	1.75±0.1	5.5±0.1
Dimension No.	Ро	P1	P2	t	w	K0	K1
Dimension(mm)	4.0±0.1	8.0±0.1	2.0±0.1	0.4±0.1	12.0+0.3/ -0.1	3.7±0.1	0.3±0.1



Precautions for Use

- 1. Soldering Condition
 - 1.1 (A) Maximum Body Case Temperature Profile for evaluation of Reflow Profile



Note:

Preheat

Temperature min (T _{smin})
Temperature max (T _{smax})
Time $(T_{smin} \text{ to } T_{smax}) (t_s)$
Average ramp-up rate $(T_{smax} to T_p)$

Other

Liquidus Temperature (T _L)	2
Time above Liquidus Temperature (t $_{L}$)	6
Peak Temperature (T _P)	2
Time within 5 $^{\circ}\!C$ of Actual Peak Temperature: T_P - 5 $^{\circ}\!C$	3
Ramp- Down Rate from Peak Temperature	6
Time 25 ℃ to peak temperature	8
Reflow times	3

Reference: IPC/JEDEC J-STD-020D

150 ℃ 200 ℃ 60-120 seconds 3 ℃/second max 217 ℃

60-100 sec 260 ℃ 30 s 6 ℃ /second max. 8 minutes max. 3 times

DISCLAIMER

- 1. Above specification may be changed without notice. EVERLIGHT will reserve authority on material change for above specification.
- 2. When using this product, please observe the absolute maximum ratings and the instructions for using outlined in these specification sheets. EVERLIGHT assumes no responsibility for any damage resulting from use of the product which does not comply with the absolute maximum ratings and the instructions included in these specification sheets.
- 3. These specification sheets include materials protected under copyright of EVERLIGHT Corporation. Please don't reproduce or cause anyone to reproduce them without EVERLIGHT's consent.