mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



DATASHEET

8 PIN DIP HIGH SPEED 10MBit/s LOGIC GATE PHOTOCOUPLER 6N137 EL26XX series





Features

- High speed 10Mbit/s
- 10kV/µs min. common mode transient immunity (EL2611)
- Guaranteed performance from -40 to $85^\circ\!\!\mathbb{C}$
- · Logic gate output
- High isolation voltage between input and output (Viso=5000 V rms)
- Pb free and RoHS compliant.
- UL approved (No. 214129)
- VDE approved (No. 132249)
- SEMKO approved
- NEMKO approved
- DEMKO approved
- FIMKO approved
- CSA approved (No. 2037145)

Description


The 6N137, EL2601 and EL2611 are consists of an infrared emitting diode optically coupled to a high speed integrated photo detector logic gate with a strobable output. It is packaged in a 8-pin DIP package and available in wide-lead spacing and SMD options.

Applications

- Ground loop elimination
- LSTTL to TTL, LSTTL or 5 volt CMOS
- · Line receiver, data transmission
- Data multiplexing
- Switching power supplies
- Pulse transformer replacement
- Computer peripheral interface
- High speed logic ground isolation

Truth Table (Positive Logic)

Input	Enable	Output
Н	Н	L
L	Н	Н
Н	L	Н
L	L	Н
Н	NC	L
L	NC	Н



EVERLIGHT

A 0.1 μ F bypass capacitor must be connected between pins 8 and 5 *3

Pin Configuration

- 1, No Connection
- 2, Anode
- 3, Cathode
- 4. No Connection
- 5, Gnd
- 6, Vout
- 7, V_E
- 8, V_{CC}

Absolute Maximum Ratings (Ta=25℃)

	Parameter	Symbol	Rating	Unit
	Forward current	١ _F	50	mA
Input	Enable input voltage Not exceed V_{CC} by more than 500mV	V _E	5.5	V
mput	Reverse voltage	V _R	5	V
	Power dissipation	P _D	100	mW
	Power dissipation	Pc	85	mW
	Output current	Ι _Ο	50	mA
Output	Output voltage	Vo	7.0	V
	Supply voltage	V _{CC}	7.0	V
Output P	Power Dissipation	Po	100	mW
Isolation	voltage ^{*1}	V _{ISO}	5000	V rms
Operatin	g temperature	T _{OPR}	-40 ~ +85	°C
Storage temperature		T _{STG}	-55 ~ +125	°C
Soldering	g temperature *2	T _{SOL}	260	C°

Notes:

*1 AC for 1 minute, R.H.= 40 ~ 60% R.H. In this test, pins 1, 2, 3 & 4 are shorted together, and pins 5, 6, 7 & 8 are shorted together.

*2 For 10 seconds.

Electrical Characteristics (Ta=-40 to 85 °C unless specified otherwise)

Input						
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Forward voltage	V _F	-	1.4	1.8	V	I _F = 10mA
Reverse voltage	V _R	5.0	-	-	V	$I_R = 10 \mu A$
Temperature coefficient of forward voltage	$\Delta V_{\rm F} / \Delta T_{\rm A}$	-	-1.8	-	mV/℃	I _F =10mA
Input capacitance	C _{IN}	-	60	-	pF	V _F =0, f=1MHz
Output						
Parameter	Symbol	Min	Тур.	Max.	Unit	Condition
High level supply current	I _{CCH}	-	7	10	mA	I _F =0mA, V _E =0.5V, V _{CC} =5.5V
Low level supply current	I _{CCL}	-	9	13	mA	I_{F} =10mA, V_{CC} =5.5V
High level enable current	I _{EH}	-	- 0.6	-1.6	mA	V_{E} =2.0 V, V_{CC} =5.5V
Low level enable current	I _{EL}	-	- 0.8	-1.6	mA	V_{E} =0.5 V, V_{CC} =5.5V
High level enable voltage	V_{EH}	2.0	-	-	V	$I_F=10mA$, $V_{CC}=5.5V$
Low level enable voltage ^{*4}	V_{EL}	-	-	0.8	V	I _F =10mA, V _{CC} =5.5V
Transfer Characte	ristics (Ta=	-40 to 8	85℃ unle	ess spe	cified oth	erwise)
Parameter	Symbol	Min	Тур.	Max.	Unit	Condition
HIGH Level Output Current	I _{OH}	-	2.1	100	uA	V _{CC} =5.5V, V _O =5.5V, I _F =250µA, V _E =2.0V
LOW Level Output Current	V _{OL}	-	0.35	0.6	V	$V_{CC} = 5.5V, I_F = 5mA, V_E = 2.0V, I_{CL} = 13mA$
Input Threshold Current	I _{FT}	-	2.5	5	mA	$V_{CC} = 5.5V, V_{O} = 0.6V, V_{E} = 2.0V, I_{O}L = 13mA$

Switching Characteristics (T_a=-40 to 85 °C, V_{CC}=5V, I_F=7.5mA unless specified otherwise)


Parameter	Symbol	Min	Тур.	Max.	Unit	Condition
Propagation delay time to output High level* ⁵ (Fig.12)	T _{PHL}	-	35	75	ns	C _L = 15pF, R _L =350Ω, T _A =25℃
Propagation delay time to output Low level* ⁶ (Fig.12)	T _{PLH}	-	40	75	ns	C _L = 15pF, R _L =350Ω, T _A =25 <i>°</i> C
Pulse width distortion	Tphl – Tplh	-	5	35	ns	$C_L = 15 pF, R_L = 350 \Omega$
Output rise time* ⁷ (Fig.12)	tr	-	40	-	ns	$C_{L} = 15 pF, R_{L} = 350 \Omega$
Output fall time* ⁸ (Fig.12)	tf	-	10	-	ns	$C_L = 15 pF, R_L = 350 \Omega$

Switching Characteristics (T_a=-40 to 85 °C, V_{CC}=5V, I_F=7.5mA unless specified otherwise)


Paran	neter	Symbol	Min	Тур.	Max.	Unit	Condition
Enable Prop Delay Time High Level* (Fig.13)	to Output	t _{ELH}	-	15	-	ns	I_{F} = 7.5mA , V_{EH} =3.5V, C_{L} = 15pF, R_{L} =350 Ω
Enable Prop Delay Time Low Level* ¹ (Fig.13)	to Output	t _{EHL}	-	15	-	ns	$\label{eq:lemma_lemma} \begin{array}{l} I_{\text{F}} = 7.5 \text{mA} \text{, } V_{\text{EH}} = 3.5 \text{V} \text{,} \\ C_{\text{L}} = 15 \text{pF} \text{, } R_{\text{L}} = 350 \Omega \end{array}$
	6N137		-	-	-		I _F = 7.5mA , V _{OH} =2.0V, R _L =350Ω, T _A =25 ℃ V _{CM} =10Vp-p (Fig.14)
Common Mode Transient	EL2601	- CM _H -	5,000	-	-	V/µS	I _F = 7.5mA , V _{OH} =2.0V, R _L =350Ω, T _A =25 ℃ V _{CM} =50Vp-p (Fig.14)
Immunity at Logic High ^{*11}	EL2611		10,000	-	-		I _F = 7.5mA , V _{OH} =2.0V, R _L =350Ω, T _A =25 ℃ V _{CM} =400Vp-p (Fig.14)
	EL2611		20,000	-	-		$I_F = 7.5 \text{mA}$, $V_{OH}=2.0 \text{V}$, $R_L=350 \Omega$, $T_A=25 ^{\circ} \text{C}$ $V_{CM}=400 \text{Vp-p}$ (Fig.15)
	6N137		-	-	-		I _F = 0mA , V _{OL} =0.8V, R _L =350Ω, T _A =25 <i>°</i> C V _{CM} =10Vp-p (Fig.14)
Common Mode Transient	EL2601	- 01	5,000	-	-	V/μS	$I_F = 0mA$, $V_{OL}=0.8V$, $R_L=350\Omega$, $T_A=25$ °C $V_{CM}=50Vp$ -p (Fig.14)
Immunity at Logic Low ^{*12}	EL2611	- CML	10,000	-	-	v/µ3	$ I_F = 0mA , V_{OL}=0.8V, \\ R_L=350\Omega, T_A=25 ^{\circ}C \\ V_{CM}=400Vp-p \ (Fig.14) $
	EL2611		20,000	-	-		I _F = 7.5mA , V _{OH} =2.0V, R _L =350Ω, T _A =25℃ V _{CM} =400Vp-p (Fig.15)


4

Typical Electro-Optical Characteristics Curves















Fig.4 Input Threshold Current vs. Ambient Temperature





DATASHEET 8 PIN DIP HIGH SPEED 10MBit/s LOGIC GATE PHOTOCOUPLER 6N137 EL26XX series





6



3.0V

1.5V

1.5V

- - - -

 \leftarrow

 \rightarrow

tELH





Fig. 12 Test circuit and waveforms for tPHL, tPLH, tr, and tf

Fig. 13 Test circuit and waveform for t_{EHL}and t_{ELH}











Fig. 15 Recommended drive circuit for EL2611 families for high-CMR



Note

- *3 The VCC supply must be bypassed by a 0.1µF capacitor or larger. This can be either a ceramic or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible to the package VCC and GND pins
- *4. Enable Input No pull up resistor required as the device has an internal pull up resistor.
- *5. tPLH Propagation delay is measured from the 3.75mA level on the HIGH to LOW transition of the input current pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.
- *6. tPHL Propagation delay is measured from the 3.75mA level on the LOW to HIGH transition of the input current pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.
- *7. tr Rise time is measured from the 90% to the 10% levels on the LOW to HIGH transition of the output pulse.
- *8. tf Fall time is measured from the 10% to the 90% levels on the HIGH to LOW transition of the output pulse.
- *9. tELH Enable input propagation delay is measured from the 1.5V level on the HIGH to LOW transition of the input voltage pulse to the 1.5V level on the LOW to HIGH transition of the output voltage pulse.
- *10. tEHL Enable input propagation delay is measured from the 1.5V level on the LOW to HIGH transition of the input voltage pulse to the 1.5V level on the HIGH to LOW transition of the output voltage pulse.
- *11 CMH– The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the HIGH state (i.e., VOUT > 2.0V).
- *12 CML– The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the LOW output state (i.e., VOUT < 0.8V).

Order Information

Part Number

6N137Y(Z)-V

or

EL26XXY(Z)-V

Note


- X = (01 or 11) for EL26 part no.
- Y = Lead form option (S, S1, M or none)
- Z = Tape and reel option (TA, TB or none).
- V = VDE (optional)


Option	Description	Packing quantity
None	Standard DIP-8	45 units per tube
М	Wide lead bend (0.4 inch spacing)	45 units per tube
S (TA)	Surface mount lead form + TA tape & reel option	1000 units per reel
S (TB)	Surface mount lead form + TB tape & reel option	1000 units per reel
S1 (TA)	Surface mount lead form (low profile) + TA tape & reel option	1000 units per reel
S1 (TB)	Surface mount lead form (low profile) + TB tape & reel option	1000 units per reel

EVERLIGHT


Package Dimension (Dimensions in mm)

Standard DIP Type






Option M Type




DATASHEET 8 PIN DIP HIGH SPEED 10MBit/s LOGIC GATE PHOTOCOUPLER 6N137 EL26XX series




Option S Type






Option S1 Type






Recommended pad layout for surface mount leadform



Device Marking




Notes


EL	denotes EVERLIGHT
6N137	denotes Device Number
Υ	denotes 1 digit Year code
WW	denotes 2 digit Week code
V	denotes VDE (optional)

EVERLIGHT

Tape & Reel Packing Specifications



Tape dimension




Dimension No.	Α	В	Do	D1	E	F
Dimension(mm)	10.4±0.1	10.0±0.1	1.5+0.1/-0	1.5±0.25/-0	1.75±0.1	7.5±0.1
Dimension No.	Ро	P1	P2	t	W	к
Dimension(mm)	4.0±0.1	12.0±0.1	2.0±0.05	0.4±0.05	16.0±0.3/	4.5±0.1



Precautions for Use

1. Soldering Condition

1.1 (A) Maximum Body Case Temperature Profile for evaluation of Reflow Profile



Note:

Preheat

Temperature min (T _{smin})	150 ℃
Temperature max (T _{smax})	200 <i>°</i> C
Time (T_{smin} to T_{smax}) (t_s) Average ramp-up rate (T_{smax} to T_p)	60-120 seconds 3 ℃/second max
Other	
Liquidus Temperature (TL)	217 ℃
Time above Liquidus Temperature (t $_{L}$)	60-100 sec
Peak Temperature (T _P)	260 °C

Peak Temperature (T_P) Time within 5 °C of Actual Peak Temperature: $T_P - 5$ °C Ramp- Down Rate from Peak Temperature Time 25 °C to peak temperature Reflow times Reference: IPC/JEDEC J-STD-020D

217 ℃ 60-100 sec 260 ℃ 30 s 6 ℃ /second max. 8 minutes max. 3 times

DISCLAIMER

- 1. Above specification may be changed without notice. EVERLIGHT will reserve authority on material change for above specification.
- 2. When using this product, please observe the absolute maximum ratings and the instructions for using outlined in these specification sheets. EVERLIGHT assumes no responsibility for any damage resulting from use of the product which does not comply with the absolute maximum ratings and the instructions included in these specification sheets.
- 3. These specification sheets include materials protected under copyright of EVERLIGHT corporation. Please don't reproduce or cause anyone to reproduce them without EVERLIGHT's consent.