## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## High Speed, Dual Channel Power MOSFET Drivers

The EL7202, EL7212, EL7222 ICs are matched dual-drivers that improve the operation of the industry standard DS0026 clock drivers. The Elantec versions are very high speed drivers capable of delivering peak currents of 2.0 amps into highly capacitive loads. The high speed performance is achieved by means of a proprietary "Turbo-Driver" circuit that speeds up input stages by tapping the wider voltage swing at the output. Improved speed and drive capability are enhanced by matched rise and fall delay times. These matched delays maintain the integrity of input-to-output pulse-widths to reduce timing errors and clock skew problems. This improved performance is accompanied by a 10 fold reduction in supply currents over bipolar drivers, yet without the delay time problems commonly associated with CMOS devices. Dynamic switching losses are minimized with non-overlapped drive techniques.

## Pinouts



## Features

- Industry standard driver replacement
- Improved response times
- Matched rise and fall times
- Reduced clock skew
- Low output impedance
- Low input capacitance
- High noise immunity
- Improved clocking rate
- Low supply current
- Wide operating voltage range
- Pb-Free available (RoHS compliant)


## Applications

- Clock/line drivers
- CCD Drivers
- Ultra-sound transducer drivers
- Power MOSFET drivers
- Switch mode power supplies
- Class D switching amplifiers
- Ultrasonic and RF generators
- Pulsed circuits


## Ordering Information

| Part Number | PART MARKING | TAPE \& REEL | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: |
| EL7202CN | EL7202CN | - | 8 Ld PDIP | MDP0031 |
| EL7202CS | 7202CS | - | 8 Ld SOIC | MDP0027 |
| EL7202CS-T7 | 7202CS | $7{ }^{\prime}$ | 8 Ld SOIC | MDP0027 |
| EL7202CS-T13 | 7202CS | 13 " | 8 Ld SOIC | MDP0027 |
| $\begin{aligned} & \text { EL7202CSZ } \\ & \text { (See Note) } \end{aligned}$ | 7202CSZ | - | $\begin{aligned} & 8 \mathrm{Ld} \text { SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | MDP0027 |
| $\begin{aligned} & \text { EL7202CSZ-T7 } \\ & \text { (See Note) } \end{aligned}$ | 7202CSZ | 7" | $\begin{aligned} & 8 \mathrm{Ld} \text { SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | MDP0027 |
| $\begin{aligned} & \text { EL7202CSZ-T13 } \\ & \text { (See Note) } \end{aligned}$ | 7202CSZ | 13 " | $\begin{aligned} & 8 \mathrm{Ld} \text { SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | MDP0027 |
| EL7212CN | EL7212CN | - | 8 Ld PDIP | MDP0031 |
| EL7212CNZ | EL7212CN Z | - | 8 Ld PDIP* (Pb-free) | MDP0031 |
| EL7212CS | 7212CS | - | 8 Ld SOIC | MDP0027 |
| EL7212CS-T7 | 7212CS | $7{ }^{\prime}$ | 8 Ld SOIC | MDP0027 |
| EL7212CS-T13 | 7212CS | 13 " | 8 Ld SOIC | MDP0027 |
| $\begin{aligned} & \text { EL7212CSZ } \\ & \text { (See Note) } \end{aligned}$ | 7212CSZ | - | $\begin{aligned} & 8 \mathrm{Ld} \text { SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | MDP0027 |
| $\begin{aligned} & \text { EL7212CSZ-T7 } \\ & \text { (See Note) } \end{aligned}$ | 7212CSZ | $7{ }^{\prime \prime}$ | $\begin{aligned} & 8 \mathrm{Ld} \text { SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | MDP0027 |
| $\begin{aligned} & \text { EL7212CSZ-T13 } \\ & \text { (See Note) } \end{aligned}$ | 7212CSZ | 13 " | $\begin{aligned} & 8 \mathrm{Ld} \text { SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | MDP0027 |
| EL7222CN | EL7222CN | - | 8 Ld PDIP | MDP0031 |
| EL7222CS | 7222CS | - | 8 Ld SOIC | MDP0027 |
| EL7222CS-T7 | 7222CS | $7{ }^{\prime \prime}$ | 8 Ld SOIC | MDP0027 |
| EL7222CS-T13 | 7222CS | 13" | 8 Ld SOIC | MDP0027 |
| $\begin{aligned} & \text { EL7222CSZ } \\ & \text { (See Note) } \end{aligned}$ | 7222CSZ | - | 8 Ld SOIC (Pb-free) | MDP0027 |
| $\begin{array}{\|l} \text { EL7222CSZ-T7 } \\ \text { (See Note) } \end{array}$ | 7222CSZ | $7{ }^{\prime \prime}$ | $\begin{aligned} & 8 \mathrm{Ld} \text { SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | MDP0027 |
| $\begin{aligned} & \text { EL7222CSZ-T13 } \\ & \text { (See Note) } \end{aligned}$ | 7222CSZ | 13 " | $\begin{aligned} & 8 \mathrm{Ld} \text { SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | MDP0027 |

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

## Absolute Maximum Ratings $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

Supply (V+ to Gnd) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16.5V Input Pins . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +0.3 V above $\mathrm{V}_{+}$
Combined Peak Output Current. . . . . . . . . . . . . . . . . . . . . . . . . . 4A
Storage Temperature Range . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Operating Temperature . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . $125^{\circ} \mathrm{C}$
Power Dissipation
SOIC.
.570 mW

PDIP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1050 mW

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

DC Electrical Specifications
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}=15 \mathrm{~V}$ unless otherwise specified

| parameter | Description | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic "1" Input Voltage |  | 2.4 |  |  | V |
| IIH | Logic "1" Input Current | @ V+ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Logic "0" Input Voltage |  |  |  | 0.8 | V |
| IIL | Logic "0" Input Current | @0V |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {HVS }}$ | Input Hysteresis |  |  | 0.3 |  | V |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{OH}}$ | Pull-Up Resistance | IOUT $=-100 \mathrm{~mA}$ |  | 3 | 6 | $\Omega$ |
| ROL | Pull-Down Resistance | IOUT $=+100 \mathrm{~mA}$ |  | 4 | 6 | $\Omega$ |
| IPK | Peak Output Current | Source Sink |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |  | A |
| $l_{\text {dc }}$ | Continuous Output Current | Source/Sink | 100 |  |  | mA |
| POWER SUPPLY |  |  |  |  |  |  |
| Is | Power Supply Current | Inputs High/EL7202 Inputs High/EL7212 Inputs High/EL7222 |  | $\begin{gathered} 4.5 \\ 1 \\ 2.5 \end{gathered}$ | $\begin{aligned} & 7.5 \\ & 2.5 \\ & 5.0 \end{aligned}$ | mA |
| $\mathrm{V}_{\text {S }}$ | Operating Voltage |  | 4.5 |  | 15 | V |

AC Electrical Specifications $\quad T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}=15 \mathrm{~V}$ unless otherwise specified

| parameter | Description | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | $\begin{aligned} & C_{L}=500 \mathrm{pF} \\ & C_{L}=1000 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 7.5 \\ & 10 \end{aligned}$ | 20 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $\begin{aligned} & C_{\mathrm{L}}=500 \mathrm{pF} \\ & C_{\mathrm{L}}=1000 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 13 \end{aligned}$ | 20 | ns |
| $\mathrm{t}_{\mathrm{D} 1}$ | Turn-On Delay Time | See Timing Table |  | 18 | 25 | ns |
| $\mathrm{t}_{\mathrm{D} 2}$ | Turn-Off Delay Time | See Timing Table |  | 20 | 25 | ns |

Timing Table


## Standard Test Configuration



## Simplified Schematic



## Typical Performance Curves



## Typical Performance Curves (Continued)



RISE/FALL TIME vs LOAD


PROPAGATION DELAY vs SUPPLY VOLTAGE



RISE/FALL TIME vs SUPPLY VOLTAGE


RISE/FALL TIME vs TEMPERATURE


DELAY vs TEMPERATURE


## EL7212 Macro Model


**** EL7212 model ****


V1 1231.6
R1 1315 1k
R2 1415 5k
R5 1112100
C1 15343.3 pF
D1 1413 dmod
X1 131123 comp1
X2 1612153 comp1
sp 67163 spmod
sn 73163 snmod
g1 $110130938 \mu$
model dmod d
model spmod vswitch ron3 roff2meg von1 voff1.5
model snmod vswitch ron4 roff2meg von3 voff2
ends M7212
subckt comp1 out inp inm vss
e1 out vss table \{ (v(inp) v(inm))* 5000\} (0,0) (3.2,3.2)
Rout out vss 10meg
Rinp inp vss 10 meg
Rinm inm vss 10 meg
ends comp1

## Small Outline Package Family (SO)



DETAIL X
MDP0027
SMALL OUTLINE PACKAGE FAMILY (SO)

| SYMBOL | SO-8 | SO-14 | $\begin{gathered} \text { SO16 } \\ (0.150 ") \end{gathered}$ | $\begin{gathered} \text { SO16 (0.300") } \\ \text { (SOL-16) } \end{gathered}$ | $\begin{gathered} \text { SO20 } \\ \text { (SOL-20) } \end{gathered}$ | $\begin{gathered} \text { SO24 } \\ \text { (SOL-24) } \end{gathered}$ | $\begin{gathered} \text { SO28 } \\ \text { (SOL-28) } \end{gathered}$ | TOLERANCE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.068 | 0.068 | 0.068 | 0.104 | 0.104 | 0.104 | 0.104 | MAX | - |
| A1 | 0.006 | 0.006 | 0.006 | 0.007 | 0.007 | 0.007 | 0.007 | $\pm 0.003$ | - |
| A2 | 0.057 | 0.057 | 0.057 | 0.092 | 0.092 | 0.092 | 0.092 | $\pm 0.002$ | - |
| b | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | $\pm 0.003$ | - |
| C | 0.009 | 0.009 | 0.009 | 0.011 | 0.011 | 0.011 | 0.011 | $\pm 0.001$ | - |
| D | 0.193 | 0.341 | 0.390 | 0.406 | 0.504 | 0.606 | 0.704 | $\pm 0.004$ | 1, 3 |
| E | 0.236 | 0.236 | 0.236 | 0.406 | 0.406 | 0.406 | 0.406 | $\pm 0.008$ | - |
| E1 | 0.154 | 0.154 | 0.154 | 0.295 | 0.295 | 0.295 | 0.295 | $\pm 0.004$ | 2, 3 |
| e | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | Basic | - |
| L | 0.025 | 0.025 | 0.025 | 0.030 | 0.030 | 0.030 | 0.030 | $\pm 0.009$ | - |
| L1 | 0.041 | 0.041 | 0.041 | 0.056 | 0.056 | 0.056 | 0.056 | Basic | - |
| h | 0.013 | 0.013 | 0.013 | 0.020 | 0.020 | 0.020 | 0.020 | Reference | - |
| N | 8 | 14 | 16 | 16 | 20 | 24 | 28 | Reference | - |

NOTES:

1. Plastic or metal protrusions of 0.006 " maximum per side are not included.
2. Plastic interlead protrusions of 0.010 " maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994

## Plastic Dual-In-Line Packages (PDIP)



## MDP0031

PLASTIC DUAL-IN-LINE PACKAGE

| SYMBOL | PDIP8 | PDIP14 | PDIP16 | PDIP18 | PDIP20 | TOLERANCE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.210 | 0.210 | 0.210 | 0.210 | 0.210 | MAX |  |
| A1 | 0.015 | 0.015 | 0.015 | 0.015 | 0.015 | MIN |  |
| A2 | 0.130 | 0.130 | 0.130 | 0.130 | 0.130 | $\pm 0.005$ |  |
| b | 0.018 | 0.018 | 0.018 | 0.018 | 0.018 | $\pm 0.002$ |  |
| b2 | 0.060 | 0.060 | 0.060 | 0.060 | 0.060 | $+0.010 /-0.015$ |  |
| c | 0.010 | 0.010 | 0.010 | 0.010 | 0.010 | $+0.004 /-0.002$ |  |
| D | 0.375 | 0.750 | 0.750 | 0.890 | 1.020 | $\pm 0.010$ | 1 |
| E | 0.310 | 0.310 | 0.310 | 0.310 | 0.310 | $+0.015 /-0.010$ | $\pm 0.005$ |
| E1 | 0.250 | 0.250 | 0.250 | 0.250 | 0.250 | Basic |  |
| e | 0.100 | 0.100 | 0.100 | 0.100 | 0.100 | Basic |  |
| eA | 0.300 | 0.300 | 0.300 | 0.300 | 0.300 | $\pm 0.025$ |  |
| eB | 0.345 | 0.345 | 0.345 | 0.345 | 0.345 | $\pm 0.010$ |  |
| L | 0.125 | 0.125 | 0.125 | 0.125 | 0.125 | Reference |  |

Rev. B 2/99
NOTES:

1. Plastic or metal protrusions of $0.010^{\prime \prime}$ maximum per side are not included.
2. Plastic interlead protrusions of $0.010^{\prime \prime}$ maximum per side are not included.
3. Dimensions $E$ and $e A$ are measured with the leads constrained perpendicular to the seating plane.
4. Dimension eB is measured with the lead tips unconstrained.
5. 8 and 16 lead packages have half end-leads as shown.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

