

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









EMC1438

1°C Multiple Temperature Sensor with Hardware Controlled Standby & Hottest of Multiple Zones

PRODUCT FEATURES

Datasheet

General Description

The EMC1438 is a high accuracy, low cost, System Management Bus (SMBus) temperature sensor. Advanced features such as Resistance Error Correction (REC), Beta Compensation (to CPU diodes requiring the BJT or transistor model) and automatic diode type detection combine to provide a robust solution for complex environmental monitoring applications. Additionally, the hardware controlled STANDBY pin allows for system level power shutdown to support energy saving initiatives.

The EMC1438 monitors up to eight temperature channels (up to seven external and one internal). The device provides $\pm 1^{\circ}$ C accuracy for the internal and external diode temperatures.

Temperature monitoring includes two tiers of protection: one that can be masked and causes the ALERT pin to be asserted, and the other that cannot be masked and causes the THERM pin to be asserted.


Applications

- Notebook Computers
- Desktop Computers
- Industrial
- Embedded Applications

Features

- Hardware Set Standby Mode
 - 200uA (typical) quiescent current in Standby
- Designed to support 45nm, 65nm, and 90nm CPU diodes
- Supports diodes requiring the BJT or transistor model
- Resistance Error Correction (up to 100 Ohms)
- Up to seven External Temperature Monitors
 - ±1°C Accuracy (40°C < T_{DIODE} < 110°C)</p>
 - 0.125°C Resolution
 - Supports up to 2.2nF filter capacitor
 - Anti-parallel diodes for extra diode support and compact design
- Internal Temperature Monitor
 - ±1°C Accuracy
 - 0.125°C Resolution
- Programmable temperature limits for ALERT and THERM
- 3.3V Supply Voltage
- SMBus 2.0 interface
 - Pin-selectable SMBus address
 - Block Read and Write
- Available in a 16-pin 4mm x 4mm QFN Lead-free RoHS Compliant package

Block Diagram





Ordering Information:

ORDERING NUMBER	PACKAGE	FEATURES	
EMC1438-1-AP-TR	16-pin QFN 4mm x 4mm (Lead-free RoHS compliant)	Up to 7 external diodes. "Hottest Of" temperature comparison. ALERT and THERM outputs. Standby low power state. ALERT pin masked and APDs enabled at power up.	
EMC1438-2-AP-TR	16-pin QFN 4mm x 4mm (Lead-free RoHS compliant)	Up to 7 external diodes. "Hottest Of" temperature comparison. ALERT and THERM outputs. Standby low power state. ALERT pin masked and APDs disabled at power up.	

REEL SIZE IS 4,000 PIECES

This product meets the halogen maximum concentration values per IEC61249-2-21 For RoHS compliance and environmental information, please visit www.smsc.com/rohs



80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123

Copyright $\ensuremath{\texttt{@}}$ 2010 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSCs or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.



Table of Contents

Cha	pter 2	Pin Description	. 8
Cha	pter 3	Electrical Specifications	10
3.1		ute Maximum Ratings	
3.2		rical Specifications	
3.3		us Electrical Characteristics	
Cha	pter 4	System Management Bus Interface Protocol	13
4.1		m Management Bus Interface Protocol	13
7.1	4.1.1	SMBus Start Bit	
	4.1.2	SMBus Address and RD / WR Bit	
	4.1.3	SMBus ACK and NACK Bits	
	4.1.4	SMBus Stop Bit	
	4.1.5	SMBus Time-out	
	4.1.6	SMBus and I ² C Compliance	
4.2	_	us Protocols	
	4.2.1	Write Byte	
	4.2.2	Read Byte	
	4.2.3	Send Byte	
	4.2.4	Receive Byte	
	4.2.5	Block Write	
	4.2.6	Block Read	16
	4.2.7	Alert Response Address	16
Cha	pter 5	Product Description	17
5.1		ster Bits	
5.2		r States	
5.3		perature Monitoring	
0.0	5.3.1	Status	
	5.3.2	Limits and Fault Queues	
	5.3.3	"Hottest Of" Comparison	
	5.3.4	Diode Faults	
5.4		RT Output	
0.4	5.4.1	ALERT Pin Interrupt Mode	
	5.4.2	ALERT Pin Comparator Mode	
5.5		RM Output	
5.6		m Configuration Controls	
	5.6.1	Resistance Error Correction	
	5.6.2	Beta Compensation	
	5.6.3	Digital Averaging	
	5.6.4	Conversion Rates	
	5.6.5	Dynamic Averaging	
5.7		e Connections	
Char	ntor 6	Register Description	22
	pter 6	9 1	
6.1		Read Interlock	
6.2 6.3		perature Data Registerss Register	28
0.5	واللخات	S DEUISIEI	/



Datasheet 6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11 6.12 6.13 6.14 6.15 6.16 6.17 THERM Limit Status Register......41 6.18 6.19 6.20 6.21 6.22 6.23 6.24 6.25 EMC1438 Package Drawing.......45 7.1 7.2

Chapter 8 Datasheet Revision History.......48



List of Figures

Figure 2.1	EMC1438 Pin Diagram	. 8
Figure 4.1	SMBus Timing Diagram	13
Figure 5.1	System Diagram for EMC1438	17
Figure 5.2	Diode Connections	22
Figure 7.1	16-Pin QFN 4mm x 4mm Package Drawing	45
Figure 7.2	16-Pin QFN 4mm x 4mm PCB Footprint	46
Figure 7.3	16-Pin QFN 4mm x 4mm Package Dimensions	46
Figure 7.4	EMC1438 Package Marking	47



List of Tables

Table 2.1	EMC1438 Pin Description	8
Table 2.2	Pin Type	9
Table 3.1	Absolute Maximum Ratings	10
Table 3.2	Electrical Specifications	11
Table 3.3	SMBus Electrical Specifications	12
Table 4.1	ADDR_SEL Resistor Setting	13
Table 4.2	Protocol Format	14
Table 4.3	Write Byte Protocol	15
Table 4.4	Read Byte Protocol	15
Table 4.5	Send Byte Protocol	15
Table 4.6	Receive Byte Protocol	15
Table 4.7	Block Write Protocol	16
Table 4.8	Block Read Protocol	16
Table 4.9	Alert Response Address Protocol	16
Table 5.1	Supply Current vs. Conversion Rate for EMC1438	22
Table 6.1	Register Set in Hexadecimal Order	23
Table 6.2	Temperature Data Registers	28
Table 6.3	Temperature Data Format	29
Table 6.4	Status Register	29
	Configuration Register	
	Conversion Rate Register	
Table 6.7	Conversion Rate	31
Table 6.8	Maximum Conversion Rate Per Temperature Channels	31
	Temperature Limit Registers	
	One Shot Register	
	Therm Hysteresis Register	
	Therm Limit Registers	
	External Diode Fault Register	
	Channel Interrupt Mask Register	
	Consecutive ALERT Register	
	Consecutive Alert Settings	
	Beta Configuration Register	
	Beta Compensation Look Up Table.	
	Hottest Temperature Registers	
	Hottest Temperature Register	
	High Limit Status Register	
	Low Limit Status Register	40
	THERM Limit Status Register	
	REC Configuration Register	
	Hottest Configuration Register	
	Channel Configuration Register	
	Filter Control Register	
	Product ID Register	
	Manufacturer ID Register	
	Revision Register.	
Table 8.1	Customer Revision History	48



Chapter 1 Delta

1.1 Delta from EMC1428 to EMC1438

- 1. Order numbers EMC1438-1 and EMC1438-2.
- 2. Pin 5 was changed from TRIP_SET to ADDR_SEL.
- 3. Pin 6 was changed from SYS_SHDN to THERM.
- 4. Pin 13 was changed from N/C to STANDBY.
- Added Standby low power state (see Section 5.2, "Power States") and STANDBY register bit (see Section 6.4, "Configuration Register").
- 6. Added pin-selectable SMBus address (see Section 4.1.2, "SMBus Address and RD / WR Bit").
- 7. Added support for SMBus block read and write.
- 8. Changed default for MASK_ALL bit to 1, which prevents ALERT# pin assertion in interrupt mode (see Section 6.4, "Configuration Register").
- 9. Removed SYS SHDN Configuration Register 1Dh.
- 10. Changed default Channel Interrupt Mask Register 1Fh from F0h to 00h so all of the enabled channels will assert the ALERT pin in comparator mode (see Section 6.11, "Channel Interrupt Mask Register").
- 11. EMC1438-1 changed default Channel Configuration Register 3Bh from 00h to 0Eh so all of the DPx/DNx and DNx/DPx pins power up with APD enabled, thereby enabling all temperature channels at power up (see Section 6.21, "Channel Configuration Register"). EMC1438-2 leaves the register default set at 00h.



Chapter 2 Pin Description




Figure 2.1 EMC1438 Pin Diagram

Table 2.1 EMC1438 Pin Description

PIN NUMBER	NAME	FUNCTION	TYPE
1	DP1	DP1 - External Diode 1 positive (anode) connection.	AIO
2	DN1	External Diode 1 negative (cathode) connection.	AIO
3	DP2 / DN3	External Diode 2 positive (anode) connection and External Diode 3 negative (cathode) connection	AIO
4	DN2 / DP3	External diode 2 negative (cathode) connection and External Diode 3 positive (anode) connection	AIO
5	ADDR_SEL	Selects SMBus address via pull-down resistor.	Al
6	THERM	Active low output - requires pull-up resistor. If not used, connect to Ground.	OD (5V)
7	ALERT	Active low interrupt - requires pull-up resistor. If not used, connect to Ground.	OD (5V)
8	GND	Ground Connection	Power





Table 2.1 EMC1438 Pin Description (continued)

PIN NUMBER	NAME	FUNCTION	TYPE
9	DN4 / DP5	External diode 4 negative (cathode) connection and External Diode 5 positive (anode) connection	AIO
10	DP4 / DN5	External Diode 4 positive (anode) connection and External Diode 5 negative (cathode) connection	AIO
11	SMDATA	SMBus Data input/output - requires pull-up resistor	DIOD (5V)
12	SMCLK	SMBus Clock input - requires pull-up resistor	DI (5V)
13	STANDBY	Active low input that places the device into the Standby state. If not used, connect to $V_{\text{DD}}.$	DI (5V)
14	DN6 / DP7	External diode 6 negative (cathode) connection and External Diode 7 positive (anode) connection	AIO
15	DP6 / DN7	External Diode 6 positive (anode) connection and External Diode 7 negative (cathode) connection	AIO
16	VDD	Power supply	Power

The pin types are described Table 2.2. All pins labeled (5V) are 5V tolerant.

APPLICATION NOTE: For the 5V tolerant pins that have a pull-up resistor, the voltage difference between VDD and the pull-up voltage must never exceed 3.6V.

Table 2.2 Pin Type

PIN TYPE	FUNCTION					
Power	Used to supply either VDD or GND to the device					
DI	5V tolerant digital input					
OD	5V tolerant Open drain digital output. Requires a pull-up resistor					
DIOD	5V tolerant bi-directional digital input / open-drain output. Requires a pull-up resistor.					
AIO	Analog input / output used for external diodes or analog inputs					
Al	Analog Input - this pin is used as an input for analog signals.					



Chapter 3 Electrical Specifications

3.1 Absolute Maximum Ratings

Table 3.1 Absolute Maximum Ratings

DESCRIPTION	RATING	UNIT
Supply Voltage (V _{DD})	-0.3 to 4.0	V
Voltage on 5V tolerant pins (V _{5VT_pin})	-0.3 to 5.5	V
Voltage on 5V tolerant pins (V _{5VT_pin} - V _{DD}) (see Note 3.1)	0 to 3.6	٧
Voltage on any other pin to Ground	-0.3 to V _{DD} +0.3	V
Operating Temperature Range	-40 to +125	°C
Storage Temperature Range	-55 to +150	°C
Lead Temperature Range	Refer to JEDEC Spec. J-STD-020	
QFN-16 Package Power Dissipation (see Note 3.2)	0.5W up to T _A = 85°C	W
Junction to Ambient (θ _{JA}) (see Note 3.3)	58	°C/W
ESD Rating, All pins HBM	2000	V

Note: Stresses at or above those listed could cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other condition above those indicated in the operation sections of this specification is not implied. Prolonged stresses above the stated operating levels and below the Absolute Maximum Ratings may degrade device performance and lead to permanent damage.

- **Note 3.1** For the 5V tolerant pins that have a pull-up resistor, the pull-up voltage must not exceed 3.6V when the device is unpowered.
- **Note 3.2** The Package Power Dissipation specification assumes a thermal via design with the thermal landing soldered to the PCB ground plane with four 12 mil vias.
- Note 3.3 Junction to Ambient (JA) is dependent on the design of the thermal vias. Without thermal vias and a thermal landing, the θ_{JA} is approximately 60°C/W including localized PCB temperature increase.



3.2 Electrical Specifications

Table 3.2 Electrical Specifications

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS				
DC Power										
Supply Voltage	V _{DD}	3.0	3.3	3.6	V					
Supply Current	I _{DD}		395	450	uA	1 conversion / sec, dynamic averaging disabled				
	I _{DD}		700	960	uA	4 conversions / sec, dynamic averaging enabled				
Standby Supply Current	I _{STBY}		200		uA	Monitoring disabled.				
		Inter	nal Temp	erature M	onitor					
Temperature Accuracy			±0.25	±1	°C	0°C < T _A < 100°C				
				±2	°C	-40°C < T _A < 125°C				
Temperature Resolution			0.125		°C					
External Temperature Monitor										
Temperature Accuracy			±0.25	±1	°C	+40°C < T _{DIODE} < +110°C 0°C < T _A < 110°C				
			±0.5	±2	°C	-40°C < T _{DIODE} < 127°C				
Temperature Resolution			0.125		°C					
Conversion Time all Channels	t _{CONV}		170		ms	default settings				
Capacitive Filter	C _{FILTER}		2.2	2.7	nF	Connected across external diode				
Resistance Error Correction	R _{SERIES}			100	Ω	In series with DP and DN lines				
		AL	ERT and	THERM	pins					
Output Low Voltage	V _{OL}			0.4	V	I _{SINK} = 8mA				
Leakage Current	I _{LEAK}			±5	uA	powered or unpowered $T_A < 85^{\circ}C$ pull-up voltage $\leq 3.6V$				
	S	MCLK,	SMDATA,	and STA	NDBY pins	3				
Input High Voltage	V _{IH}	2.0		V _{DD}	V	5V Tolerant				
Input Low Voltage	V _{IL}	-0.3		0.8	V	5V Tolerant				
Input High/Low Current	I _{IH /} I _{IL}			±5	uA	Powered or unpowered T _A < 85°C				



Table 3.2 Electrical Specifications (continued)

V_{DD} = 3.0V to 3.6V, T_A = -40°C to 125°C, all typical values at T_A = 27°C unless otherwise noted.								
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS		
	Power Up Timing							
First conversion ready	t _{CONV_f}			300	ms	Time after power up before all channels updated with valid data		
SMBus delay	t _{SMB_d}			25	ms	Delay before SMBus communications should be sent by host		

3.3 SMBus Electrical Characteristics

Table 3.3 SMBus Electrical Specifications

V_{DD} = 3.0V to 3.6V, T_A = -40°C to 125°C, all typical values are at T_A = 27°C unless otherwise noted.								
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS		
SMBus Interface								
Hysteresis			420		mV			
Input Capacitance	C _{IN}		5		pF			
Output Low Sink Current	I _{OL}	8.2		15	mA	SMDATA = 0.4V		
			SMBus	Timing				
Clock Frequency	f _{SMB}	10		400	kHz			
Spike Suppression	t _{SP}			50	ns			
Bus free time Start to Stop	t _{BUF}	1.3			us			
Hold Time: Start	t _{HD:STA}	0.6			us			
Setup Time: Start	t _{SU:STA}	0.6			us			
Setup Time: Stop	t _{SU:STP}	0.6			us			
Data Hold Time	t _{HD:DAT}	0			us			
Data Setup Time	t _{SU:DAT}	100			ns			
Clock Low Period	t _{LOW}	1.3			us			
Clock High Period	t _{HIGH}	0.6			us			
Clock/Data Fall time	t _{FALL}			300	ns	Min = 20+0.1C _{LOAD} ns		
Clock/Data Rise time	t _{RISE}			300	ns	$\begin{aligned} \text{Min} &= 20 + 0.1 \text{C}_{\text{LOAD}} \text{ ns} \\ \text{f}_{\text{SMB}} &> 100 \text{kHz} \end{aligned}$		
Clock/Data Rise time	t _{RISE}			1000	ns	$\begin{aligned} \text{Min} &= 20 + 0.1 \text{C}_{\text{LOAD}} \text{ ns} \\ \text{f}_{\text{SMB}} &\leq 100 \text{kHz} \end{aligned}$		
Capacitive Load	C _{LOAD}			400	pF	per bus line		



Chapter 4 System Management Bus Interface Protocol

4.1 System Management Bus Interface Protocol

The EMC1438 communicates with a host controller, such as an SMSC SIO, through the SMBus. The SMBus is a two-wire serial communication protocol between a computer host and its peripheral devices. A detailed timing diagram is shown in Figure 4.1. Stretching of the SMCLK signal is supported; however, the EMC1438 will not stretch the clock signal.




Figure 4.1 SMBus Timing Diagram

4.1.1 SMBus Start Bit

The SMBus Start bit is defined as a transition of the SMBus Data line from a logic '1' state to a logic '0' state while the SMBus Clock line is in a logic '1' state.

4.1.2 SMBus Address and RD / WR Bit

The SMBus Address Byte consists of the 7-bit client address followed by a 1-bit RD / $\overline{\text{WR}}$ indicator. If this RD / $\overline{\text{WR}}$ bit is a logic '0', the SMBus host is writing data to the client device. If this RD / $\overline{\text{WR}}$ bit is a logic '1', the SMBus host is reading data from the client device.

The EMC1438 SMBus address is determined by a single resistor connected between ground and the ADDR_SEL pin, as shown in Table 4.1.

RESISTOR (+/-10%)	SMBUS ADDRESS	RESISTOR (+/- 10%)	SMBUS ADDRESS
GND	1001_100(r/w)	1500	1001_001(r/w)
270	1001_101(r/w)	2700	1001_010(r/w)
560	1001_110(r/w)	5600	1001_011(r/w)
1000	1001_111(r/w)	<u>≥</u> 18000	0011_000(r/w)

Table 4.1 ADDR_SEL Resistor Setting

All SMBus Data bytes are sent most significant bit first and composed of 8-bits of information.



4.1.3 SMBus ACK and NACK Bits

The SMBus client will acknowledge $\underline{\text{all data}}$ bytes that it receives (as well as the client address if it matches and the ARA address if the $\overline{\text{ALERT}}$ pin is asserted). This is done by the client device pulling the SMBus Data line low after the 8th bit of each byte that is transmitted.

The host will NACK (not acknowledge) the data received from the client by holding the SMBus data line high after the 8th data bit has been sent.

4.1.4 SMBus Stop Bit

The SMBus Stop bit is defined as a transition of the SMBus Data line from a logic '0' state to a logic '1' state while the SMBus clock line is in a logic '1' state. When the EMC1438 detects an SMBus Stop bit, and it has been communicating with the SMBus protocol, it will reset its client interface and prepare to receive further communications.

4.1.5 SMBus Time-out

The EMC1438 includes an SMBus time-out feature. Following a 30ms period of inactivity on the SMBus, the device will time-out and reset the SMBus interface.

The time-out functionality defaults to disabled and can be enabled by writing to the TIMEOUT bit (see Section 6.12, "Consecutive ALERT Register").

4.1.6 SMBus and I²C Compliance

The major differences between SMBus and I^2C devices are highlighted here. For complete compliance information, refer to the SMBus 2.0 specification.

- 1. Minimum frequency for SMBus communications is 10kHz.
- 2. The client protocol will reset if the clock is held at a logic '0' for longer than 30ms. This time-out functionality is disabled by default.
- 3. The client protocol will reset if both the clock and data lines are held at a logic '1' for longer than 150us. This function is disabled by default.
- 4. I²C devices do not support the Alert Response Address functionality (which is optional for SMBus).

4.2 SMBus Protocols

The EMC1438 is SMBus 2.0 compatible and supports Send Byte, Read Byte, Receive Byte, Write Byte, Block Read, and Block Write as valid protocols. It will respond to the Alert Response Address protocol but is not in full compliance.

All of the below protocols use the convention in Table 4.2.

Table 4.2 Protocol Format

DATA SENT	DATA SENT TO
TO DEVICE	THE HOST

Attempting to communicate with the EMC1438 SMBus interface with an invalid slave address or invalid protocol will result in no response from the device and will not affect its register contents.



4.2.1 Write Byte

The Write Byte is used to write one byte of data to the registers as shown below Table 4.3:

Table 4.3 Write Byte Protocol

START	SLAVE ADDRESS	WR	ACK	REGISTER ADDRESS	ACK	REGISTER DATA	ACK	STOP
1 -> 0	YYYY_YYY	0	0	XXh	0	XXh	0	0 -> 1

4.2.2 Read Byte

The Read Byte protocol is used to read one byte of data from the registers as shown in Table 4.4.

Table 4.4 Read Byte Protocol

START	SLAVE ADDRESS	WR	ACK	REGISTER ADDRESS	ACK	START	SLAVE ADDRESS	RD	ACK	REGISTER DATA	NACK	STOP
1-> 0	YYYY_YYY	0	0	XXh	0	0 -> 1	YYYY_YYY	1	0	XXh	1	0 -> 1

4.2.3 Send Byte

The Send Byte protocol is used to set the internal address register pointer to the correct address location. No data is transferred during the Send Byte protocol as shown in Table 4.5.

Table 4.5 Send Byte Protocol

START	SLAVE ADDRESS	WR	ACK	REGISTER ADDRESS	ACK	STOP
1 -> 0	YYYY_YYY	0	0	XXh	0	1 -> 0

4.2.4 Receive Byte

The Receive Byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (e.g. set via Send Byte). This is used for consecutive reads of the same register as shown in Table 4.6.

Table 4.6 Receive Byte Protocol

START	SLAVE ADDRESS	RD	ACK	REGISTER DATA	NACK	STOP
1 -> 0	YYYY_YYY	1	0	XXh	1	1 -> 0

4.2.5 Block Write

The Block Write is used to write multiple data bytes to a group of contiguous registers, as shown in Table 4.7. It is an extension of the Write Byte Protocol.



Table 4.7 Block Write Protocol

START	SLAVE ADDRESS	WR	ACK	REGISTER ADDRESS	ACK	REGISTER DATA	ACK
1 ->0	YYYY_YYY	0	0	XXh	0	XXh	0
REGISTER DATA	ACK	REGISTER DATA	ACK		REGISTER DATA	ACK	STOP
XXh	0	XXh	0		XXh	0	0 -> 1

4.2.6 Block Read

The Block Read is used to read multiple data bytes from a group of contiguous registers, as shown in Table 4.8. It is an extension of the Read Byte Protocol.

Table 4.8 Block Read Protocol

START	SLAVE ADDRESS	WR	ACK	REGISTER ADDRESS	ACK	START	SLAVE ADDRESS	RD	ACK	REGISTER DATA
1->0	YYYY_YYY	0	0	XXh	0	1 ->0	YYYY_YYY	1	0	XXh
ACK	REGISTER DATA	ACK	REGISTER DATA	ACK	REGISTER DATA	ACK		REGISTER DATA	NACK	STOP
0	XXh	0	XXh	0	XXh	0		XXh	1	0 -> 1

4.2.7 Alert Response Address

The ALERT output can be used as a processor interrupt or as an SMBus Alert.

When it detects that the ALERT pin is asserted, the host will send the Alert Response Address (ARA) to the general address of 0001_100b. All devices with active interrupts will respond with their client address as shown in Table 4.9.

Table 4.9 Alert Response Address Protocol

START	ALERT RESPONSE ADDRESS	RD	ACK	DEVICE ADDRESS	NACK	STOP
1 -> 0	0001_100	1	0	YYYY_YYY	1	1 -> 0

The EMC1438 will respond to the ARA in the following way if the ALERT pin is asserted:

- 1. Send Slave Address and verify that full slave address was sent (i.e. the SMBus communication from the device was not prematurely stopped due to a bus contention event).
- 2. Set the MASK bit to clear the ALERT pin.

APPLICATION NOTE: The ARA does not clear the <u>Status</u> Register. If the MASK bit is cleared prior to the Status Register being cleared, the <u>ALERT</u> pin will be reasserted.



Chapter 5 Product Description

The EMC1438 is an SMBus temperature sensor that monitors up to seven (7) external diodes and one internal diode.

Thermal management is performed in cooperation with a host device. This consists of the host reading the temperature data of both the external and internal temperature diodes of the EMC1438 and using that data to control the speed of one or more fans.

The EMC1438 provides two levels of monitoring. The first EMC1438 provides a maskable ALERT signal to the host when measured temperatures meet or exceed user programmable limits. This allows the EMC1438 to be used as an independent thermal watchdog to warn the host of temperature hot spots without constant monitoring by the host. The second level of monitoring provides a non-maskable interrupt on the THERM pin if the measured values meet or exceed a second programmable limit.

Because the EMC1438 automatically corrects for temperature errors due to series resistance in temperature diode lines, there is greater flexibility in where external diodes are positioned and better measurement accuracy than previously available devices without resistance error correction. As well, the automatic beta detection feature means that there is no need to program the device according to which type of diode is present. Therefore, the device can power up ready to operate for any system configuration including those diodes that require the BJT or transistor model.

Figure 5.1 shows a system level block diagram of the EMC1438.




Figure 5.1 System Diagram for EMC1438

5.1 Register Bits

Unless otherwise stated when a bit is "set", it is written to a logic '1'. Likewise when a bit is "cleared", it is written to a logic '0'.



5.2 **Power States**

The EMC1438 contains two power states that are determined by the STANDBY pin. They are:

- 1. Active This power state is enabled when the STANDBY pin is held at a logic '1' and when the STANDBY bit is cleared (see Section 6.4, "Configuration Register"). In this state, the device is fully active and monitoring all active channels.
- 2. Standby This power state is enabled when the STANDBY pin is held at a logic '0' or when the STANDBY bit is set (see Section 6.4, "Configuration Register"). In this state, the device is powered down. It will not sample any of the channels nor will it check limits or assert the ALERT or THERM pin. The device will respond to SMBus commands normally and the user may initiate a "One-Shot" command (see Section 6.7, "One Shot Register") which will cause the device to measure all active channels and then return to the Standby state. It will compare the measured temperature against the limits, but will not assert the ALERT or THERM pins.

APPLICATION NOTE: To clear status bits while the device is in Standby, initiate the "One-Shot" command with the error conditions removed and read the status registers. When the device is returned to the Active state, the Status registers will be cleared and then updated after the first conversion time. The ALERT and THERM pins cannot be asserted until after the first conversion is completed after coming out of Standby.

5.3 **Temperature Monitoring**

The EMC1438 can monitor the temperature of up to seven (7) externally connected diodes as well as the internal or ambient temperature.

5.3.1 Status

The EMC1438 provides a register that summarizes error conditions (see Section 6.3, "Status Register") as well as separate registers to identify the specific channel(s) causing specific error conditions (see Section 6.15, "Hottest Temperature Status Register", Section 6.16, "High Limit Status Register", Section 6.17, "Low Limit Status Register", Section 6.10, "External Diode Fault Register", and Section 6.18, "THERM Limit Status Register").

The summary Status Register bits are set whenever a bit is set in one of the specific status registers. These bits are set regardless of masking.

5.3.2 **Limits and Fault Queues**

The EMC1438 provides programmable high, low, and therm limits for each channel (see Section 6.6, "Temperature Limit Registers" and Section 6.9, "Therm Limit Registers"). When a temperature channel limit is exceeded for a programmable number of consecutive readings (fault queue - see below), the specific limit status register is updated as well as the summary Status Register.

The EMC1438 contains multiple fault queue counters. Each out of limit error and diode fault condition has its own counter associated with it. The counters are user programmable and determine the number of consecutive measurements that a temperature channel must be out-of-limit or reporting a diode fault before the corresponding status bits are set (see Section 6.12, "Consecutive ALERT Register"). Each counter is incremented whenever the corresponding channel exceeds the appropriate limit (e.g. if External Diode 1 exceeds its high limit, it will increment its high counter). Additionally, each counter is reset if the condition has been removed.

The THERM fault counter is incremented whenever any of the measurements exceed the corresponding THERM Limit. If the temperature drops below the THERM limit minus the corresponding hysteresis (see Section 6.8, "Therm Hysteresis Register"), the counter is reset. If the programmed number of consecutive measurements exceed the THERM Limit, the corresponding THERM Limit status bit is set. Once the status bit is set, the consecutive THERM counter will not reset until the corresponding temperature drops below the appropriate limit minus the corresponding hysteresis.



When the ALERT pin is configured as a comparator (see Section 5.4.2, "ALERT Pin Comparator Mode"), only the high limit fault counter is used; it is incremented if the measured temperature meets or exceeds the High Limit. The fault queue counters for low limit and diode fault are not used, so the applicable status bits are updated after a single out-of-limit or diode fault and the ALERT pin will not be asserted. Once the high limit fault counter reaches the programmed limit, the ALERT pin will be asserted (if not masked), but the counter will not be reset. It will remain set until the temperature drops below the High Limit minus the THERM Hysteresis value (see Section 6.8, "Therm Hysteresis Register").

The following is an example of how the counters work. If the CALRT[2:0] bits are set for 4 consecutive alerts on an EMC1438 device, the high limits are set at 70°C, and none of the channels are masked, the status bits will be asserted after the following four measurements:

- Internal Diode reads 71°C and both external diodes read 69°C. Consecutive alert counter for INT is incremented to 1.
- 2. Both the Internal Diode and the External Diode 1 read 71°C and External Diode 2 reads 68°C. Consecutive alert counter for INT is incremented to 2 and for EXT1 is set to 1.
- 3. The External Diode 1 reads 71°C and both the Internal Diode and External Diode 2 read 69°C. Consecutive alert counter for INT and EXT2 are cleared and EXT1 is incremented to 2.
- 4. The Internal Diode reads 71°C and both external diodes read 71°C. Consecutive alert counter for INT is set to 1, EXT2 is set to 1, and EXT1 is incremented to 3.
- 5. The Internal Diode reads 71°C and both the external diodes read 71°C. Consecutive alert counter for INT is incremented to 2, EXT2 is set to 2, and EXT1 is incremented to 4. The HIGH status bit are set for EXT1 and the ALERT pin is asserted. The EXT1 counter is reset to 0 and all other counters hold the last value until the next temperature measurement.

5.3.3 "Hottest Of" Comparison

At the end of every measurement cycle, the EMC1438 compares all of the user selectable External Diode channels (see Section 6.20, "Hottest Configuration Register") to determine which of these channels is reporting the hottest temperature. The hottest temperature is stored in the Hottest Temperature Registers and the appropriate status bit in the Hottest Status Register is set (see Section 6.15, "Hottest Temperature Status Register"). If multiple temperature channels measure the same temperature and are equal to the hottest temperature, the hottest status will be based on the measurement order.

As an optional feature, the EMC1438 can also flag an event if the hottest temperature channel changes (see Section 6.21, "Channel Configuration Register"). For example, suppose that External Diode channels 1, 3, and 4 are programmed to be compared in the "Hottest Of" Comparison. If the External Diode 1 channel reports the hottest temperature of the three, its temperature is copied into the Hottest Temperature Registers (in addition to the External Diode 1 Temperature registers) and it is flagged in the Hottest Status bit. If, on the next measurement, the External Diode 3 channel temperature has increased such that it is now the hottest temperature, the EMC1438 can flag this event as an interrupt condition and assert the ALERT pin.

5.3.4 Diode Faults

The EMC1438 actively detects an open and short condition on each measurement channel. When a diode fault is detected and meets the criteria (see Section 5.3.2, "Limits and Fault Queues"), the temperature data MSByte is forced to a value of 80h, the FAULT bit is set in the Status Register, and the bit corresponding to the channel is set in the External Diode Fault Register (see Section 6.10,



"External Diode Fault Register"). When an external diode channel is configured to operate in APD mode, the circuitry will detect independent open fault conditions; however, a short condition will be shared between the APD channels.

5.4 ALERT Output

The ALERT pin is an open drain <u>output</u> and has two modes of operation: interrupt mode and comparator mode. The mode of the ALERT output is selected via the ALERT / COMP bit (see Section 6.4, "Configuration Register").

5.4.1 ALERT Pin Interrupt Mode

When configured to operate in interrupt mode and enabled, the $\overline{\text{ALERT}}$ pin asserts low when an out of limit measurement (\geq high limit or < low limit) is detected on any diode or when a diode fault is detected. The $\overline{\text{ALERT}}$ pin will remain asserted as long as an out-of-limit condition remains. Once the out-of-limit condition has been removed, the $\overline{\text{ALERT}}$ pin will remain asserted until the appropriate specific status register bits are cleared (Section 5.3.1, "Status"). Each channel is subject to the fault queue (see Section 5.3.2, "Limits and Fault Queues").

The MASK_ALL bit (see Section 6.4, "Configuration Register") can be set to '1', so the ALERT pin is masked. Alternatively, the MASK_ALL bit can be set to '0' and individual channels can be masked by setting corresponding bits in the Channel Interrupt Mask Register (see Section 6.11, "Channel Interrupt Mask Register"). When the ALERT pin is masked, it is de-asserted and remains de-asserted until the mask is removed by the user.

The ALERT pin is used as an interrupt signal or as an SMBus Alert signal that allows an SMBus slave to communicate an error condition to the master. One or more ALERT outputs can be hard-wired together.

5.4.2 ALERT Pin Comparator Mode

When the ALERT pin is configured to operate in comparator mode, it will be asserted if any of the measured temperatures meets or exceeds the respective high limit. Low temperature out of limit and diode faults will not assert the ALERT pin. The ALERT pin will remain asserted until all temperatures drop below the corresponding high limit minus the THERM Hysteresis value. Each channel is subject to the high limit fault queue (see Section 5.3.2, "Limits and Fault Queues").

When the ALERT pin is asserted in comparator mode, the HIGH status bit in the Status Register and the appropriate bit in the High Limit Status Register will be set. Reading these bits will not clear them until the ALERT pin is deasserted. Once the ALERT pin is deasserted, the status bits will be automatically cleared.

The MASK_ALL bit will not block the ALERT pin in this mode; however, the individual channel masks (see Section 6.11, "Channel Interrupt Mask Register") will prevent the respective channel from asserting the ALERT pin, although the status bits will still be set.

5.5 THERM Output

The THERM pin is asserted independently of the ALERT pin and cannot be masked. The temperature is compared against the corresponding THERM Limit (see Section 6.9, "Therm Limit Registers"). Whenever any of the measured temperatures linked to the THERM pin meet or exceed the THERM criteria (see Section 5.3.2, "Limits and Fault Queues"), the THERM pin is asserted. Once it has been asserted, it will remain asserted until all measured temperatures drop below the THERM Limit minus the programmable THERM Hysteresis (see Section 6.8, "Therm Hysteresis Register").



5.6 System Configuration Controls

Each channel can be configured to use Resistance Error Correction, Beta Compensation, and Digital Averaging based on user settings and system requirements. Conversion rates and Dynamic Averaging are also configurable.

5.6.1 Resistance Error Correction

The EMC1438 includes active Resistance Error Correction to remove the effect of up to 100 ohms of series resistance. Without this automatic feature, voltage developed across the parasitic resistance in the remote diode path causes the temperature to read higher than the true temperature is. The error induced by parasitic resistance is approximately +0.7°C per ohm. Sources of series resistance include bulk resistance in the remote temperature transistor junctions, series resistance in the CPU, and resistance in the printed circuit board traces and package leads. Resistance error correction in the EMC1438 eliminates the need to characterize and compensate for parasitic resistance in the remote diode path.

5.6.2 Beta Compensation

The forward current gain, or beta, of a transistor is not constant as emitter currents change. As well, it is not constant over changes in temperature. The variation in beta causes an error in temperature reading that is proportional to absolute temperature. Compensating for this error is also known as implementing the BJT or transistor model for temperature measurement.

For discrete transistors configured with the collector and base shorted together, the beta is generally sufficiently high such that the percent change in beta variation is very small. For example, a 10% variation in beta for two forced emitter currents with a transistor whose ideal beta is 50 would contribute approximately 0.25°C error at 100°C. However, for substrate transistors where the base-emitter junction is used for temperature measurement and the collector is tied to the substrate, the proportional beta variation will cause large error. For example, a 10% variation in beta for two forced emitter currents with a transistor whose ideal beta is 0.5 would contribute approximately 8.25°C error at 100°C.

The Beta Compensation circuitry in the EMC1438 corrects for this beta variation to eliminate any error which would normally be induced. It automatically detects the appropriate beta setting to use.

5.6.3 Digital Averaging

To reduce the effect of noise and temperature spikes on the reported temperature, all of the external diode channels can use digital averaging. This averaging acts as a running average using the previous four measured values.

The default setting is to have digital averaging disabled for all channels. It can be enabled for each channel individually by the Filter Control Register (Section 6.22, "Filter Control Register").

5.6.4 Conversion Rates

The EMC1438 may be configured for different conversion rates based on the system requirements. The conversion rate is configured as described in Section 6.5, "Conversion Rate Register". The default conversion rate is 4 conversions per second. Other available conversion rates are shown in Table 6.7.

5.6.5 Dynamic Averaging

Dynamic averaging causes the EMC1438 to measure the external diode channels for an extended time based on the selected conversion rate. This functionality can be disabled for increased power savings at the lower conversion rates (see Section 6.4, "Configuration Register"). When dynamic averaging is enabled, the device will automatically adjust the sampling and measurement time for the external diode channels. This allows the device to average 2x or 4x longer than the normal 11 bit operation (nominally 21ms per channel) while still maintaining the selected conversion rate. The benefits of dynamic



averaging are improved noise rejection due to the longer integration time as well as less random variation of the temperature measurement.

When enabled, the dynamic averaging will affect the average supply current based on the chosen conversion rate as shown in Table 5.1 for EMC1438.

	AVERAGE SUP	PLY CURRENT	AVERAGING FACTOR (BASED ON 11-BIT OPERATION)		
CONVERSION RATE	DYNAMIC AVERAGING ENABLED (DEFAULT)	DYNAMIC AVERAGING DISABLED	DYNAMIC AVERAGING ENABLED (DEFAULT)	DYNAMIC AVERAGING DISABLED	
1 / sec	715uA	450uA	4x	1x	
2 / sec	750uA	550uA	2x	1x	
4 / sec (default)	900uA	815uA	1x	1x	
Continuous (see Table 6.8)	950uA	950uA	0.5x	0.5x	

Table 5.1 Supply Current vs. Conversion Rate for EMC1438

5.7 Diode Connections

The diode connection for the External Diode 1 channel can support a discrete diode-connected transistor (such as a 2N3904) or a substrate transistor (such as those found in a CPU or GPU). Antiparallel diodes are supported on all diode channels, except the External Diode 1 channel. Figure 5.2 shows examples of diode connections.




Figure 5.2 Diode Connections



Chapter 6 Register Description

The registers shown in Table 6.1 are accessible through the SMBus. An entry of '-' indicates that the bit is not used and will always read '0'.

In some registers, the EMC1438-1 and EMC1438-2 have different defaults. Due to space limitations, these are noted in the DEFAULT VALUE columns using "(-1)" for EMC1438-1 and "(-2)" for EMC1438-2.

Table 6.1 Register Set in Hexadecimal Order

REGISTER ADDRESS	R/W	REGISTER NAME	FUNCTION	DEFAULT VALUE	PAGE
00h	R	Internal Diode Data High Byte	Stores the integer data for the Internal Diode	00h	Page 28
01h	R	External Diode 1 Data High Byte	Stores the integer data for the External Diode 1	00h	Page 28
02h	R-C	Status	Reports general error conditions	00h	Page 29
03h	R/W	Configuration	Controls the general operation of the device (mirrored at address 09h)	80h	Page 30
04h	R/W	Conversion Rate	Controls the conversion rate for updating temperature data (mirrored at address 0Ah)	06h (4/sec)	Page 31
05h	R/W	Internal Diode High Limit	Stores the 8-bit high limit for the Internal Diode (mirrored at address 0Bh)	55h (85°C)	Page 31
06h	R/W	Internal Diode Low Limit	Stores the 8-bit low limit for the Internal Diode (mirrored at address 0Ch)	00h (0°C)	Page 31
07h	R/W	External Diode 1 High Limit High Byte	Stores the integer portion of the high limit for the External Diode 1 (mirrored at register 0Dh)	55h (85°C)	Page 31
08h	R/W	External Diode 1 Low Limit High Byte	Stores the integer portion of the low limit for the External Diode 1 (mirrored at register 0Eh)	00h (0°C)	Page 31
09h	R/W	Configuration	Controls the general operation of the device (mirrored at address 03h)	80h	Page 30
0Ah	R/W	Conversion Rate	Controls the conversion rate for updating temperature data (mirrored at address 04h)	06h (4/sec)	Page 31
0Bh	R/W	Internal Diode High Limit	Stores the 8-bit high limit for the Internal Diode (mirrored at address 05h)	55h (85°C)	Page 31
0Ch	R/W	Internal Diode Low Limit	Stores the 8-bit low limit for the Internal Diode (mirrored at address 06h)	00h (0°C)	Page 31



Table 6.1 Register Set in Hexadecimal Order (continued)

REGISTER ADDRESS	R/W	REGISTER NAME	FUNCTION	DEFAULT VALUE	PAGE
0Dh	R/W	External Diode 1 High Limit High Byte	Stores the integer portion of the high limit for the External Diode 1 (mirrored at register 07h)	55h (85°C)	Page 31
0Eh	R/W	External Diode 1 Low Limit High Byte	Stores the integer portion of the low limit for the External Diode 1 (mirrored at register 08h)	00h (0°C)	Page 31
0Fh	W	One shot	A write to this register during Standby initiates a one shot update.	00h	Page 34
10h	R	External Diode 1 Data Low Byte	Stores the fractional data for the External Diode 1	00h	Page 28
13h	R/W	External Diode 1 High Limit Low Byte	Stores the fractional portion of the high limit for the External Diode 1	00h	Page 31
14h	R/W	External Diode 1 Low Limit Low Byte	Stores the fractional portion of the low limit for the External Diode 1	00h	Page 31
15h	R/W	External Diode 2 High Limit High Byte	Stores the integer portion of the high limit for External Diode 2	55h (85°C)	Page 31
16h	R/W	External Diode 2 Low Limit High Byte	Stores the integer portion of the low limit for External Diode 2	00h (0°C)	Page 31
17h	R/W	External Diode 2 High Limit Low Byte	Stores the fractional portion of the high limit External Diode 2	00h	Page 31
18h	R/W	External Diode 2 Low Limit Low Byte	Stores the fractional portion of the low limit for External Diode 2	00h	Page 31
19h	R/W	External Diode 1 THERM Limit	Stores the 8-bit critical temperature limit for the External Diode 1	55h (85°C)	Page 35
1Ah	R/W	External Diode 2 THERM Limit	Stores the 8-bit critical temperature limit for External Diode 2	55h (85°C)	Page 35
1Bh	R-C	External Diode Fault	Stores status bits indicating which external diode detected a diode fault	00h	Page 36
1Fh	R/W	Interrupt Mask Register	Controls the masking of the ALERT pin for individual channels	00h	Page 36
20h	R/W	Internal Diode THERM Limit	Stores the 8-bit critical temperature limit for the Internal Diode	55h (85°C)	Page 35
21h	R/W	THERM Hysteresis	Stores the 8-bit hysteresis value that applies to all THERM limits	0Ah (10°C)	Page 35
22h	R/W	Consecutive ALERT	Controls the number of out-of-limit conditions that must occur before the status bit is asserted	70h	Page 37
23h	R	External Diode 2 Data High Byte	Stores the integer data for External Diode 2	00h	Page 28
24h	R	External Diode 2 Data Low Byte	Stores the fractional data for External Diode 2	00h	Page 28



Table 6.1 Register Set in Hexadecimal Order (continued)

REGISTER ADDRESS	R/W	REGISTER NAME	FUNCTION	DEFAULT VALUE	PAGE
25h	R/W	External Diode 1 Beta Configuration	Stores the Beta Compensation circuitry settings for External Diode 1	08h	Page 38
26h	R/W	External Diode 2 Beta Configuration	Stores the Beta Compensation circuitry settings for External Diode 2	08h	Page 38
29h	R	Internal Diode Data Low Byte	Stores the fractional data for the Internal Diode	00h	Page 28
2Ah	R	External Diode 3 High Byte	Stores the integer data for External Diode 3	00h	Page 28
2Bh	R	External Diode 3 Low Byte	Stores the fractional data for External Diode 3	00h	Page 28
2Ch	R/W	External Diode 3 High Limit High Byte	Stores the integer portion of the high limit for External Diode 3	55h (85°C)	Page 31
2Dh	R/W	External Diode 3 Low Limit High Byte	Stores the integer portion of the low limit for External Diode 3	00h (0°C)	Page 31
2Eh	R/W	External Diode 3 High Limit Low Byte	Stores the fractional portion of the high limit for External Diode 3	00h	Page 31
2Fh	R/W	External Diode 3 Low Limit Low Byte	Stores the fractional portion of the low limit for External Diode 3	00h	Page 31
30h	R/W	External Diode 3 THERM Limit	Stores the 8-bit critical temperature limit for External Diode 3	55h (85°C)	Page 35
32h	R	Hottest Diode High Byte	Stores the integer data for the hottest temperature	80h	Page 39
33h	R	Hottest Diode Low Byte	Stores the fractional data for the hottest temperature	00h	Page 39
34h	R-C	Hottest Status	Status bits indicating which external diode is hottest	00h	Page 39
35h	R-C	High Limit Status	Status bits for the High Limits	00h	Page 39
36h	R-C	Low Limit Status	Status bits for the Low Limits	00h	Page 40
37h	R	THERM Limit Status	Status bits for the THERM Limits	00h	Page 41
39h	R/W	REC Configuration	Controls REC for all channels	00h	Page 42
3Ah	R/W	Hottest Config	Controls which external diode channels are used in the "hottest of "comparison	00h	Page 42
3Bh	R/W	Channel Config	Controls which channels are enabled	0Eh (-1) 00h (-2)	Page 42
40h	R/W	Filter Control	Controls the digital filter setting for the External Diode 1 channel	00h	Page 43
41h	R	External Diode 4 Data High Byte	Stores the integer data for the External Diode 4 channel	00h	Page 28