

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









EMC2101

SMBus Fan Control with 1°C Accurate Temperature Monitoring

PRODUCT FEATURES

Datasheet

General Description

The EMC2101 is an SMBus 2.0 compliant, integrated fan control solution complete with two temperature monitors, one external and one internal. Each temperature channel has programmable high limits that can assert an interrupt.

The fan drive is selectable as a Pulse Width Modulator (PWM) or Linear (DAC) output. The fan control output, whether the PWM or DAC drive circuit, uses an eight position look-up table to allow the user to program the fan speed profile based on temperature. The DAC output ranges from 0V to V_{DD} with up to 6 bit resolution while the PWM output has a range of 0% to 100% with up to 64 steps.

The EMC2101 has an option to automatically upload the contents of an attached SMBus compatible EEPROM for auto-programming upon power up.

Advanced thermal sensing enables reduced validation and characterization time as well as accurately operating with smaller-geometry processors. Resistance Error Correction (REC) automatically corrects the offset errors of board trace and device resistance, up to 100Ω . Automatic Beta Compensation allows the user the flexibility to design applications that include processor substrate transistors.


Features

- Automatic Beta Compensation
- Resistance Error Correction
- Self-programming with available SMBus compatible EEPROM
- Selectable PWM or DAC fan driver output
- Temperature Monitors
 - External channel ±1°C accuracy
 - Internal channel ±2°C accuracy
- 3.3 Volt Operation (5 Volt Tolerant Input Buffers)
- SMBus 2.0 Compliant Interface, supports TIMEOUT
- 8-Pin MSOP Lead-free RoHS Compliant Packages
- 8-Pin SOIC Lead-free RoHS Compliant Package

Applications

- Graphics Processors
- Embedded Application Fan Drive
- PWM Controller + Temp Sensor

Block Diagram





ORDER NUMBERS:

EMC2101-ACZL-TR FOR 8-PIN, MSOP LEAD-FREE ROHS COMPLIANT PACKAGE EMC2101-R-ACZL-TR FOR 8-PIN, MSOP LEAD-FREE ROHS COMPLIANT PACKAGE EMC2101-ACZT-TR FOR 8-PIN, SOIC LEAD-FREE ROHS COMPLIANT PACKAGE REEL SIZE IS 4,000 PIECES



80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123

Copyright © 2009 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.



Table of Contents

Chap	oter 1	Device Selection	7
Char	oter 2	Pin Layout	8
2.1	Pin Dia	agram for EMC2101	8
2.2		escription for EMC2101	
Char	nter 3	Electrical Specifications	0
3.1		Ite Maximum Ratings	
3.2		cal Specifications	
3.3		s Client Electrical Specifications	
3.4		OM Loader Electrical Specifications (EMC2101-R only)	
Char	-4on 1	Creation Management Due Intenface Duetocal	_
_	oter 4	System Management Bus Interface Protocol	5
4.1		m Management Bus Interface Protocol	
4.2		Byte	
4.3 4.4		Byte	
4.4		Byte	
4.6		Response Address	
4.0		s Address	
4.8		s Time-out	
4.9		amming from EEPROM	
	i iogic		_
Char	oter 5	General Description	9
5.1		s of Operation (EMC2101-R Only)	
5.2		Up (EMC2101-R Only)	
5.3		Modes	
5.4			
•	5.4.1	ALERT / TACH as a Temperature Comparator	
	5.4.2	ALERT / TACH as an Interrupt	
	5.4.3	Mask Bit	
5.5		erature Monitors	
	5.5.1	Temperature Measurement Results and Data	
	5.5.2	Temperature Filter	
	5.5.3	Beta Compensation	
	5.5.4	Resistance Error Correction (REC)	
	5.5.5	Programmable Ideality Factor	6
	5.5.6	Diode Faults	
5.6	Fan C	ontrol	7
	5.6.1	DAC Driver	7
	5.6.2	PWM Driver	7
	5.6.3	TACH Monitor	7
	5.6.4	Fan Control Look-Up Table	7
Char	oter 6	Register Set	_ ^
6.1	-	Read Interlock	
6.2		er Descriptions	
6.3	_	erature Data Registers	
6.4		Register	
6.5		uration Register	
6.6		rsion Rate Register	
		J = ==	



-	> SMSC®	Datashee
6.7	Temperature Limit Registers	36
8.6	External Temperature Force Register	36
3.9	One Shot Register	37
3.10	Scratchpad Registers	37
3.11	Alert Mask Register	37
5.12	External Ideality Factor Register	38
5.13	Beta Compensation Register	39
3.14	TACH Reading Registers	40
3.15	TACH Limit Registers	40
3.16	Fan Configuration Register	
3.17	Fan Spin Up Configuration Register	42
5.18	Fan Setting Register	
3.19	PWM Frequency Register	
5.20	PWM Frequency Divide Register	
3.21	Fan Control Look-Up Table Hysteresis Register	
5.22	Fan Control Look-Up Table Registers	
5.23	Averaging Filter Register	
5.24	Product ID Register	
3.25	Manufacturer ID Register (FEh)	
5.26	Revision Register (FFh)	48
Chap	oter 7 Package Diagrams	49
Appe	endix A Advanced PWM Options	51
Appe	endix B TACH Reference Table	54



List of Figures

Figure 2.1	EMC2101 Pinout	. 8
Figure 4.1	SMBus Timing Diagram	15
Figure 5.1	System Diagram for EMC2101	19
Figure 5.2	System Diagram for EMC2101-R	20
Figure 5.3	Block Diagram of Temperature Monitoring Circuit	23
Figure 5.4	External Diode configurations	23
Figure 5.5	Temperature Filter Step Response	25
Figure 5.6	Temperature Filter Impulse Response	25
Figure 5.7	Fan Control Look-Up Table Example	28
Figure 5.8	Example Fault Queue Response	29
Figure 9.1	8-PIN MSOP / TSSOP Package	49
	8-PIN SOIC Package	





List of Tables

	Device Selection	
	Pin Description	
	Pin Types	
	Absolute Maximum Ratings	
	Electrical Specifications	
	SMBus Electrical Specifications	
Table 3.4	EEPROM Loader Electrical Specifications	13
Table 4.1	Protocol Format	15
Table 4.2	Write Byte Protocol	15
Table 4.3	Read Byte Protocol	16
	Send Byte Protocol	
	Receive Byte Protocol	
	Alert Response Address Protocol	
	Block Read Byte Protocol	
	ALERT/ TACH Pull-up Resistors - SMBus / FAN MODE for EMC2101-R	
	EMC2101 External Temperature Data Format	
	EMC2101 Internal Temperature Data Format	
	Register Set in Hexadecimal Order	
	Temperature Data Registers	
	Status Register	
	Configuration Register	
	Conversion Rate Register	
	Conversion Rates	
	Temperature Data Registers	
	External Diode Force Register	
	One Shot Register	
	Scratchpad Registers	
	Alert Mask Register	
	External Ideality Factor Register	
	Ideality Factor Look-Up Table	
	Beta Compensation Register	
	CPU Beta Values	
	TACH Reading Registers	
	TACH Reading Low Byte Register	
	Fan Configuration Register	
	TACH Modes	
	Fan Spin Up Configuration Register	
	-pp	43
	Spin-Up Time	
	Fan Setting Register	
	PWM Frequency Register	
	PWM Frequency Divide Register	
	Examples of Fan PWM Frequency with Maximum Resolution	
	Look Up Table Hysteresis Register	
	Fan Control Look Up Table Registers	
	Averaging Filter Register	
	Averaging Settings	
	Product ID Register	
	Manufacturer ID Register	
	Revision Register	
	Customer Revision History	57



Chapter 1 Device Selection

The EMC2101 is available with the following options and configurations as shown in Table 1.1.

Table 1.1 Device Selection

PART NUMBER	FAN OPERATION	COMMUNICATIONS	PACKAGE	PRODUCT ID
EMC2101	PWM Drive, 0% drive	SMBus	8 pin SOIC and 8 pin MSOP	16h
EMC2101-R	Selected via pull-up	Selected via pull-up	8 pin MSOP	28h



2.1 Pin Diagram for EMC2101




Figure 2.1 EMC2101 Pinout

2.2 Pin Description for EMC2101

Table 2.1 Pin Description

PIN	NAME	FUNCTION	TYPE
1	VDD	3.3V Power supply	Power
2	DP	External diode positive (anode) connection	Al
3	DN	External diode negative (cathode) connection	Al
4	FAN	PWM Output (default - software programmed)	OD (5V)
		DAC Output software programmed	AO
5	GND	Ground	Power
6	ALERT / TACH	ALERT - Open drain I/O operates as active low interrupt or TACH input - requires pull-up resistor, which defines auto-configuration mode (see Table 5.1)	OD (5V)
		TACH - TACH input	DI (5V)
7	SMDATA	SMBus Data input/output	DIOD Output (5V)
8	SMCLK	SMBus Clock input	DIOD Output (5V)

The pin types are described below. All pins labelled with (5V) are 5V tolerant.



APPLICATION NOTE: For the 5V tolerant pins that have a pull-up resistor, the voltage difference between VDD and the pull-up voltage must never exceed 3.6V.

Table 2.2 Pin Types

PIN TYPE	DESCRIPTION
Power	This pin is used to supply power or ground to the device.
DI	Digital Input - this pin is used as a digital input. This pin is 5V tolerant.
Al	Analog Input - this pin is used as an input for analog signals.
AO	Analog Output - this pin is used as an output for analog signals.
DIOD	Digital Input / Open Drain Output - this pin is used as a digital I/O. When it is used as an output, it is open drain and requires a pull-up resistor. This pin is 5V tolerant.
OD	Open Drain Digital Output - this pin is used as a digital output. It is open drain and requires a pull-up resistor. This pin is 5V tolerant.



Chapter 3 Electrical Specifications

3.1 Absolute Maximum Ratings

Table 3.1 Absolute Maximum Ratings

DESCRIPTION	RATING	UNIT
Supply Voltage (V _{DD})	-0.3 to 5.0	V
Voltage on 5V tolerant pins (V _{5VT_pin})	-0.3 to 5.5	V
Voltage on 5V tolerant pins (V _{5VT_pin} - V _{DD}) (see Note 3.1)	-0.3 to 3.6	V
Voltage on any other pin to Ground	-0.3 to V _{DD} +0.3	V
Operating Temperature Range	-40 to 125	°C
Storage Temperature Range	-55 to 150	°C
Lead Temperature Range	Refer to JEDEC Spec. J-STD- 020	
Package Thermal Characteristics for MSOP-8		
Thermal Resistance	140.8	°C/W
Package Thermal Characteristics for SOIC-8		
Thermal Resistance	135.9	°C/W
ESD Rating, All pins HBM	2000	V

Note: Stresses above those listed could cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other condition above those indicated in the operation sections of this specification is not implied. When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when the AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested that a clamp circuit be used.

Note 3.1 For the 5V tolerant pins that have a pull-up resistor, the pull-up voltage must not exceed 3.6V when the EMC2101 is unpowered.

3.2 Electrical Specifications

Table 3.2 Electrical Specifications

V _{DD} = 3.0V to	3.6V, $T_A = 0$	°C - 85°	C, Typica	l values are	at T _A = 2	7°C unless otherwise noted	
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
	DC Power						
Supply Voltage	V _{DD}	3.0	3.3	3.6	V		



Table 3.2 Electrical Specifications (continued)

V _{DD} = 3.0V to	3.6V, T _A = 0	°C - 85°	C, Typica	ıl values are	e at T _A = 2	7°C unless otherwise noted
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Supply Current	I _{DD}		0.6	1	mA	16 conversion / second - PWM or DAC driver operational
Supply Current	I _{DD}		200		uA	1 conversion / 16 seconds - PWM driver operational
Supply Current	I _{DD}		300		uA	1 conversion / 16 seconds - DAC Driver, no load
Supply Current	I _{DD}		300	400	uA	Temp monitoring Disabled, DAC Driver enabled, no load
Standby Current	I _{STANDBY}			270	μА	PWM disabled, Monitoring disabled
		Inte	rnal Tem	perature M	onitor	
Temperature Accuracy			±1	±2	°C	
Temperature Resolution			±1		°C	8 bit resolution
Conversion Time Internal Channel	t _{CONV}		3		ms	
		Exte	ernal Tem	perature N	lonitor	
Temperature Accuracy			±0.5	±1	°C	60°C < T _{DIODE} < 100°C, 10°C < T _A < 70°C
			±1	±3	°C	0°C < T _{DIODE} < 125°C
Temperature Resolution			0.125		°C	11 bit resolution
Conversion Time External Channel	t _{CONV}		21		ms	
Diode Decoupling Capacitor	C _{FILTER}			2.2	nF	Connected across External Diode (2N3904)
Diode Decoupling Capacitor	C _{FILTER}			470	pF	Connected across Substrate Transistor (CPU diode)
Resistance Error Correction	R _{SERIES}		100		Ω	Series resistance in DP and DN lines
			TACH M	leasuremer	nt	•
TACH Accuracy				10	%	TACH valid
Fan Counter Clock Frequency			90		kHz	
		Pulse	Width Mo	odulator Fa	n Driver	
PWM Resolution			64		steps	
PWM Frequency	f _{PWM}	22		5k	Hz	For 64 steps, higher frequencies are possible with reduced resolution (see Appendix A "Advanced PWM Options").



Table 3.2 Electrical Specifications (continued)

V _{DD} = 3.0V to	3.6V, $T_A = 0$	°C - 85°	C, Typica	l values are	at T _A = 2	7°C unless otherwise noted	
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
PWM Duty cycle	D _{PWM}	0		100	%		
DAC Fan Driver							
Output Voltage Drive	V _{DAC}	0.2		V _{DD} - 0.2	V	Current Load = ±1mA	
Total Unadjusted Error	TUE		5		%	Measured at 3/4 full scale	
DAC Resolution			6		bits		
Settling Time to within 1%	t _{SETTLE}		40		us	Capacitive Load = 100pF	
	Digital I/O	pins (P	WM, SMI	DATA, SMCI	LK, ALER	T / TACH)	
Output High Voltage	V _{OH}	V _{DD} - 0.3			V	8mA Current Source	
Output Low Voltage	V _{OL}			0.3	٧	8mA Current Sink	
Output Leakage Current	I _{LEAK}			10	uA	Device powered or unpowered $T_A < 85^{\circ}C$ pull-up voltage $\leq 3.6V$	

3.3 SMBus Client Electrical Specifications

Table 3.3 SMBus Electrical Specifications

V _{DD} = 3.0V to 3.	6V, T _A = 0°C	- 85°C,	Typical	values a	re at T _A =	27°C unless otherwise noted
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
			SMBus	Interfac	е	
Input High Voltage	V _{IH}	2.1			٧	
Input Low Voltage	V _{IL}			0.8	٧	
Input High/Low Current	I _{IH /} I _{IL}	-1		1	uA	
Hysteresis			500		mV	
Input Capacitance	C _{IN}		5		pF	
Output Low Sink Current			8		mA	V _{OL} = 0.4V
			SMBus	Timing	•	
Clock Frequency	f _{SMB}	10		400	kHz	
Spike Suppression	t _{SP}			50	ns	
Bus free time Start to Stop	t _{BUF}	1.3			us	
Hold Time: Start	t _{HD:STA}	0.6			us	
Setup Time: Start	t _{SU:STA}	0.6			us	



Table 3.3 SMBus Electrical Specifications (continued)

V _{DD} = 3.0V to 3.6	SV , $T_A = 0$ C	- 85°C,	Typical	values a	re at T _A =	27°C unless otherwise noted
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Setup Time: Stop	t _{su:sto}	0.6			us	
Data Hold Time	t _{HD:DAT}	0.3			us	
Data Setup Time	t _{SU:DAT}	100			ns	
Clock Low Period	t _{LOW}	1.3			us	
Clock High Period	t _{HIGH}	0.6			us	
Clock/Data Fall time	t _{FALL}			300	ns	Min = 20+0.1C _{LOAD} ns
Clock/Data Rise time	t _{RISE}			300	ns	Min = 20+0.1C _{LOAD} ns (Note 3.2)
Capacitive Load	C _{LOAD}			400	pF	per bus line

Note 3.2 300ns rise time max is required for 400kHz bus operation. For lower clock frequencies the maximum rise time is $(0.1 / f_{SMB})$ + 50ns.

3.4 EEPROM Loader Electrical Specifications (EMC2101-R only)

Table 3.4 EEPROM Loader Electrical Specifications

V _{DD} = 3.0V to 3.6	6V, T _A = 0°C	- 85°C,	Typical	values a	re at T _A =	27°C unless otherwise noted
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
	1		Inte	erface	•	
Input High Voltage	V _{IH}	2.1			V	
Input Low Voltage	V _{IL}			0.8	V	
Input High/Low Current	I _{IH} / I _{IL}	-1		1	uA	
Hysteresis			500		mV	
Input Capacitance	C _{IN}		5		pF	
Output Low Sink Current			8		mA	V _{OL} = 0.4V
			Tir	ming		
Loading Delay	t _{DLY}		10		ms	Delay after power-up until EEPROM loading begins. (See Section 4.9.)
Loading Time	t _{LOAD}		50		ms	
Clock Frequency	f _{SMB}		50		kHz	
Spike Suppression	t _{SP}			50	ns	
Bus free time Start to Stop	t _{BUF}	1.3			us	
Hold Time: Start	t _{HD:STA}	0.6			us	
Setup Time: Start	t _{SU:STA}	0.6			us	



Table 3.4 EEPROM Loader Electrical Specifications (continued)

V _{DD} = 3.0V to 3.	$6V, T_A = 0^{\circ}C$	- 85°C,	Typical	values a	re at T _A =	27°C unless otherwise noted
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Setup Time: Stop	t _{SU:STO}	0.6			us	
Data Hold Time	t _{HD:DAT}	0.3			us	
Data Setup Time	t _{SU:DAT}	100			ns	
Clock Low Period	t _{LOW}	1.3			us	
Clock High Period	t _{HIGH}	0.6			us	
Clock/Data Fall time	t _{FALL}			300	ns	Min = 20+0.1C _{LOAD} ns
Clock/Data Rise time	t _{RISE}			300	ns	Min = 20+0.1C _{LOAD} ns
Capacitive Load	C _{LOAD}			400	pF	per bus line



Chapter 4 System Management Bus Interface Protocol

4.1 System Management Bus Interface Protocol

The EMC2101 communicates with a host controller, such as an SMSC SIO, through the SMBus. The SMBus is a two-wire serial communication protocol between a computer host and its peripheral devices. A detailed timing diagram is shown in Figure 4.1. Stretching of the SMCLK signal is supported, however the EMC2101 will not stretch the clock signal.

The EMC2101 powers up as an SMBus client (after loading from EEPROM as applicable).




Figure 4.1 SMBus Timing Diagram

The EMC2101 is SMBus 2.0 compatible and supports Send Byte, Read Byte, Receive Byte and the Alert Response Address as valid protocols as shown below.

All of the below protocols use the convention in Table 4.1.

Table 4.1 Protocol Format

DATA SENT	DATA SENT TO			
TO DEVICE	THE HOST			
# of bits sent	# of bits sent			

4.2 Write Byte

The Write Byte is used to write one byte of data to the registers as shown below Table 4.2.

Table 4.2 Write Byte Protocol

START	SLAVE ADDRESS	WR	ACK	REGISTER ADDRESS	ACK	REGISTER DATA	ACK	STOP
1	7	1	1	8	1	8	1	1



4.3 Read Byte

The Read Byte protocol is used to read one byte of data from the registers as shown in Table 4.3.

Table 4.3 Read Byte Protocol

START	SLAVE ADDRESS	WR	ACK	Register Address	ACK	START	Slave Address	RD	ACK	Register Data	NACK	STOP
1	7	1	1	8	1	1	7	1	1	8	1	1

4.4 Send Byte

The Send Byte protocol is used to set the internal address register pointer to the correct address location. No data is transferred during the Send Byte protocol as shown in Table 4.4.

Table 4.4 Send Byte Protocol

START	SLAVE ADDRESS	WR	ACK	REGISTER ADDRESS	ACK	STOP
1	7	1	1	8	1	1

4.5 Receive Byte

The Receive Byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (e.g. set via Send Byte). This is used for consecutive reads of the same register as shown in Table 4.5.

Table 4.5 Receive Byte Protocol

START	SLAVE ADDRESS	RD	ACK	REGISTER DATA	NACK	STOP
1	7	1	1	8	1	1

4.6 Alert Response Address

The ALERT / TACH output can be used as a processor interrupt or as an SMBus Alert when configured to operate as an interrupt.

When it detects that the ALERT / TACH pin is asserted, the host will send the Alert Response Address (ARA) to the general address of 000_1100b. All devices with active interrupts will respond with their client address as shown in Table 4.6.

Table 4.6 Alert Response Address Protocol

START	ALERT RESPONSE ADDRESS	RD	ACK	DEVICE ADDRESS	NACK	STOP
1	7	1	1	8	1	1



The EMC2101 will respond to the ARA in the following way when the ALERT / TACH pin is configured as an Interrupt:

- Send Slave Address and verify that full slave address was sent (i.e. the SMBus communication from the device was not prematurely stopped due to a bus contention event).
- Set the MASK bit to clear the ALERT / TACH pin only if there are no bits set in the Status Register.
 If there are error condition bits set in the Status Register, it must be read before the MASK bit will be set.

When the ALERT / TACH pin is configured to operate in Comparator Mode, or as a TACH input, (see Section 5.4.1), it will not respond to the ARA command. Additionally, the EMC2101 will not respond to the ARA command if the ALERT / TACH pin is not asserted.

4.7 SMBus Address

The EMC2101 is addressed on the SMBus as 100 1100b.

Attempting to communicate with the EMC2101 SMBus interface with an invalid slave address or invalid protocol will result in no response from the device and will not affect its register contents.

4.8 SMBus Time-out

The EMC2101 includes an SMBus time-out feature. Following a 25ms period of inactivity on the SMBus, the device will time-out and reset the SMBus interface.

4.9 Programming from EEPROM

The EMC2101-R acts as a simple SMBus Master to read data from a connected EEPROM using the following procedure:

- 1. After power-up the EMC2101-R waits for 10ms with the SMDATA and SMCLK pins tri-stated.
- 2. Once the wait period has elapsed, the EMC2101-R sends a START signal followed by the 7 bit client address 101_0000b followed by a '1b' and waits for an ACK signal from the EEPROM.
- 3. When the EEPROM sends the ACK signal, the EMC2101-R will send a second start signal and continue sending the Block Read Command (see Table 4.7) to the same slave address. It reads 256 data bytes from the EEPROM sending an ACK between each data byte. When 256 data bytes have been received, it sends a NACK signal followed by a STOP bit.
- 4. Resets the device as an SMBus Client.

If the EMC2101-R does not receive an acknowledge bit from the EEPROM then the following will occur:

- The ALERT / TACH pin will be asserted and will remain asserted until a Host device <u>initiates</u> communication with the EMC2101 and reads the Status Register at offset 0x02. The ALERT / TACH pin will be de-asserted after a single Status Register read, i.e. it is not sticky.
- 2. The EMC2101-R will reset its SMBus protocol as a slave interface and start operating from the default conditions.



Table 4.7 Block Read Byte Protocol

START	SLAVE ADDRESS	WR	ACK	Register Address	ACK	START	SLAVE ADDRESS	RD	ACK	Register Data	
1	7	1	1	8	1	1	7	1	1	8	
											•
ACK	Register Data (00h)	ACK	Register Data (01h)	ACK	Register Data (02h)		ACK		ister (FFh)	NACK	STOP
1	8	1	8	1	8		1	1	8	1	1

Note: The shaded columns represent data sent from the EMC2101 to the EEPROM device.

APPLICATION NOTE: It is recommended that the EEPROM that is used be an AT24C02B or equivalent device. The EEPROM slave address must be 101_0000b. The device must support a block-read command, 8-bit addressing, and 8-bit data formatting using a 2-wire bus. The device must support 3.3V digital switching logic and may not pull the SMCLK and SMDATA pins above 5V. Data must be transmitted MSB first.

APPLICATION NOTE: No other SMBus Master should exist on the SMDATA and SMCLK lines. The presence of another SMBus Master will cause errors in reading from the EEPROM.

> The EEPROM should be loaded to mirror the register set of the EMC2101 with the desired configuration set. All undefined registers in the EMC2101 register set should be loaded with 00h in the EEPROM. Likewise, all registers that are read-only in the EMC2101 register set should be loaded with 00h in the EEPROM.

> Because of the interaction between the Fan Control Look-up Table and the Fan Configuration Register, the EEPROM Loader stores the contents of the Fan Configuration Register and updates this register at the end of the EEPROM loading cycle. (See Section 6.16 and Section 6.22).



Chapter 5 General Description

The EMC2101 is an environmental monitoring device with a selectable PWM or DAC fan driver output, one external temperature monitoring channel and one internal temperature monitor. It contains advanced circuitry to remove errors induced by series resistance and CPU thermal diode process differences to provide accurate temperature measurements and accurate fan control.

Thermal management is performed automatically. The EMC2101 reads the temperature from both the external and internal temperature diodes and uses the external temperature data to control the fan speed.

The FAN output can be configured as a PWM (default) or DAC output. The PWM fan driver uses an eight entry look up table to create a programmable temperature response. The DAC output provides a linear drive for the system fan circuit using this same look up table.

Each temperature measurement channel is continuously compared against programmed high limits. The external diode channel is compared against a programmed low limit. ALERT / TACH interrupt pin is asserted if the measured value exceeds the high limit or drops below the low limit. In addition, the external diode contains a programmable critical temperature, TCRIT. If the measured temperature exceeds this T_{CRIT} an interrupt is asserted on the ALERT / TACH pin and the fan is set to full on.

Finally, the EMC2101-R (only) has two configuration modes and two default fan settings based on the value of the pull-up-resistor on the ALERT / TACH pin. In the Manual Configuration Mode, the device acts as an SMBus client and waits to be configured by the system SMBus host. In the Automatic Configuration mode, the device automatically queries the SMBus for an EEPROM device and uploads configuration information from the EEPROM into its internal registers.

Figure 5.1 shows a system level block diagram of the EMC2101. Figure 5.2 shows a system level block diagram of the EMC2101-R.




Figure 5.1 System Diagram for EMC2101






Figure 5.2 System Diagram for EMC2101-R

5.1 Modes of Operation (EMC2101-R Only)

The EMC2101-R has two modes of operation based on the pull-up resistor on the ALERT pin (see Table 5.1). The modes of operation are:

- Host Configuration Mode An SMBus Host configures the EMC2101-R upon startup to allow for polling for temperature or fan information or the user can use the ALERT pin interrupt to determine which action is required.
- 2. Automatic Configuration Mode The EMC2101-R queries an SMBus compatible EEPROM located at a known address (see Section 4.9) and automatically loads its registers with the contents of the EEPROM. This mode does not require host intervention but a host can poll the device for temperature and fan information.

5.2 Power Up (EMC2101-R Only)

The EMC2101-R (only) will power up with the fan driver set to either 100% duty cycle or 0% duty cycle, depending on the value of the pull-up resistor on the ALERT / TACH pin. (See Table 5.1.) It will remain in this state until either the Fan Setting Register is written or until the following activities have occurred:

- 1. The Fan Control Look-Up Table is loaded and the PROG bit is set to '0'
- 2. The temperature monitoring block performs its first comparison against the Look-Up Table.

If the Fan Control Look-Up Table is used, the EMC2101-R Fan Driver will be immediately set to the appropriate setting in the table based on the measured temperature.

5.3 Power Modes

The EMC2101 supports multiple power modes that are user configurable. The temperature monitoring and fan control functions of the device are independent. The power modes are:

- Normal the temperature monitoring and fan driver circuits are both active. The device updates all temperature channels at the user programmed conversion rate (see <u>Table 6.6</u>). Every time the temperature is updated, the limits are checked and the fan driver is updated based on the values in the Fan Control Look-Up Table (if the Fan Control Look-Up Table is enabled).
- 2. Standby the temperature monitoring and fan driver circuits are both disabled. The device will not update temperature data automatically and the fan output will be set to default drive. A one-shot



command can be issued that will refresh the temperature data. The limits are only checked when the temperature data is updated.

3. Mixed - the temperature monitoring block is disabled, but the fan driver block is active. The device will not update temperature data automatically and the fan driver output will not be updated automatically based on temperature. A one-shot command can be issued that will refresh the temperature data and update the fan driver based on the values in the Fan Control Look-Up Table (if the Fan Control Look-Up Table is enabled).

5.4 ALERT / TACH Output

The $\overline{\text{ALERT}}$ / TACH pin (Pin 6) is an open drain output and requires a pull-up resistor to V_{DD} when configured as an ALERT output.

APPLICATION NOTE: When configured as a TACH input, the ALERT / TACH pin will not function as an ALERT output. Error conditions will not trigger an interrupt (though will be updated in the Status Registers as normal) and the MASK bits will do nothing. Likewise, the device will not respond to the ARA command.

For the EMC2101-R, the value of this pull-up resistor determines the initial FAN output mode of operation as well as whether the device auto loads from an EEPROM or via an SMBus host per Table 5.1.

After power-up, the EMC2101-R requires 10ms to initialize and determine the operating mode.

When configured as an interrupt, the ALERT / TACH pin is maskable for each alert condition. If the ALERT / TACH pin is masked, then it will not respond to the corresponding condition (though the Alert Status Register will update normally). This pin has multiple functions described below and is controlled by ALERT COMP bit (bit 0) in the Averaging Filter Register (BFh) (see Section 6.23).

ALERT / TACH PULL-UP RESISTOR	SMBUS MODE	FAN MODE	POLARITY BIT SETTING (SEE Section 6.16)
5.6k Ohm ±5%	Host Load via SMBus	FAN output initialize to 100% Duty Cycle	1
10k Ohm ±5%	Host Load via SMBus	FAN output initialize to 0% Duty Cycle	0
18k Ohm ±5%	Auto Load via EEPROM	FAN output initialize to 100% Duty Cycle	1
33k Ohm ±5%	Auto Load via EEPROM	FAN output initialize to 0% Duty Cycle	0

Table 5.1 ALERT/ TACH Pull-up Resistors - SMBus / FAN MODE for EMC2101-R

5.4.1 ALERT / TACH as a Temperature Comparator

When the ALERT / TACH pin is used as a temperature comparator, the ALERT / TACH output is asserted when an out of limit measurement (> high limit, < low limit, or > TCRIT limit) is detected on any diode (low limits only apply to the external diode channel) or when the external diode connections are open. When the condition is no longer true, the $\overline{\text{ALERT}}$ / TACH output will de-assert. Reading from the Status Register will cause the $\overline{\text{ALERT}}$ / TACH pin to be released however it will not prevent it from being re-asserted based on the temperature comparisons.

Setting the MASK bit will not affect the ALERT / TACH pin when it is configured as a temperature comparator, however the individual channel mask bits will block the ALERT / TACH pin from being asserted.



5.4.2 ALERT / TACH as an Interrupt

When the ALERT / TACH pin is used as an interrupt signal the pin is asserted whenever an out-of-limit condition is detected. The ALERT / TACH pin will remain asserted until it is cleared even if the error condition is removed.

5.4.3 Mask Bit

The MASK bit behaves differently depending on which mode the ALERT / TACH pin is configured to operate in.

If the EMC2101 is configured with the $\overline{\text{ALERT}}$ / TACH pin operating in Interrupt Mode, the MASK bit will be set in the following cases:

- 1. Automatically after the Status Register has been read if any bits in the Status Register have been set (except BUSY and FAULT) (See Table 6.3).
- Automatically when the EMC2101 responds to an Alert Response Address (ARA) command on an SMBus and the ALERT / TACH pin is asserted. The ARA command does not clear the Status Register. If the MASK bit is cleared prior to reading and clearing the Status Register, then the ALERT / TACH pin will be asserted.
- 3. Directly via the SMBus.

In Interrupt Mode, the MASK bit will block the ALERT / TACH pin from being asserted in response to an error condition.

If the EMC2101 is configured with the $\overline{\text{ALERT}}$ / TACH pin operating in Comparator Mode, the MASK bit can only be set via the SMBus. In this mode, setting the MASK bit will not affect the $\overline{\text{ALERT}}$ / TACH pin.

In either mode, setting the individual channel mask bits will block the appropriate channel from asserting the $\overline{\text{ALERT}}$ / TACH pin.

5.5 Temperature Monitors

In general, thermal diode temperature measurements are based on the change in forward bias voltage of a diode when operated at two different currents. The change in forward bias voltage is proportional to absolute temperature (T).

$$\Delta V_{\mathit{BE}} = V_{\mathit{BE_HIGH}} - V_{\mathit{BE_LOW}} = \frac{\eta kT}{q} \ln\!\left(\frac{I_{\mathit{HIGH}}}{I_{\mathit{LOW}}}\right)$$

k = Boltzmann's constant

T = Absolute Temperature in Kelvin Eq: [1]

q = electron charge

 η = Diode Ideality Factor



CPU substrate PNP

Figure 5.3 Block Diagram of Temperature Monitoring Circuit

Figure 5.3 shows a block diagram of the temperature measurement circuit. As shown, the EMC2101 incorporates a delta-sigma analog to digital converter that integrates the temperature diode voltage from multiple bias currents.

The external temperature diodes can be connected as shown in Figure 5.4.




Figure 5.4 External Diode configurations

5.5.1 Temperature Measurement Results and Data

The results of the internal and external temperature measurements are stored in the internal and external temperature registers respectively. These are then compared with the values stored in the High Limit Registers. The internal temperature measurements are stored in 8-bit format while the external temperature measurements are stored in 11-bit format.



The EMC2101 measures temperatures from -64°C to 127°C represented as a binary two's complement number. Internal temperatures are in 1°C steps, external temperatures are in 0.125°C steps.

Table 5.2 shows the temperature format for the external diode and Table 5.3 shows the temperature format for the internal diode.

Table 5.2 EMC2101 External Temperature Data Format

TEMPERATURE (°C)	DIGITAL OUTPUT (BINARY)
<= -64	1100 0000 000
-55	1100 1001 000
-1	1111 1111 000
-0.125	1111 1111 111
0	0000 0000 000
0.125	0000 0000 001
1	0000 0001 000
25	0 0 0 1 1 0 0 1 0 0 0
125	0111 1101 000
>= 127.875	0 1 1 1 1 1 1 1 0
Diode Fault (Open condition)	0111 1111 000
Diode Fault (Short condition)	0 1 1 1 1 1 1 1 1

Table 5.3 EMC2101 Internal Temperature Data Format

TEMPERATURE (°C)	DIGITAL OUTPUT (BINARY)
<= -64	1100 0000
-55	1100 1001
-1	1111 1111
0	0000 0000
1	0 0 0 0 0 0 0 1
25	0 0 0 1 1 0 0 1
125	0 1 1 1 1 1 0 1
126	0 1 1 1 1 1 0
>= 127	0 1 1 1 1 1 1



5.5.2 Temperature Filter

The EMC2101 contains variable filtering options to suppress thermally or electrically noisy signals on the External Diode lines. This filter can be configured as Level 1, Level 2, or Disabled (see Section 6.23). The typical filter performance is shown in Figure 5.5 and Figure 5.6.




Figure 5.5 Temperature Filter Step Response




Figure 5.6 Temperature Filter Impulse Response