

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Cyclone II Device Handbook, Volume 1



101 Innovation Drive San Jose, CA 95134 www.altera.com

Copyright © 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published in

formation and before placing orders for products or services.

ii Altera Corporation

I.S. EN ISO 9001

Contents



| Chapter Revision Dates | xi |
|---|------|
| About This Handbook How to Contact Altera | |
| Typographic Conventions | |
| Section I. Cyclone II Device Family Data Sh | eet |
| Revision History | 1–1 |
| Chapter 1. Introduction | |
| Introduction | 1 1 |
| Low-Cost Embedded Processing Solutions | |
| Low-Cost DSP Solutions | |
| Features | |
| Referenced Documents | |
| Document Revision History | |
| Ohantan O. Onalana II Anabitastona | |
| Chapter 2. Cyclone II Architecture | |
| Functional Description | |
| Logic Elements | |
| LE Operating Modes | |
| Logic Array Blocks | |
| LAB Interconnects | |
| LAB Control Signals | |
| MultiTrack Interconnect | |
| Row Interconnects | |
| Column Interconnects | |
| Device Routing | |
| Global Clock Network & Phase-Locked Loops | |
| Dedicated Clock Pins | |
| Dual-Purpose Clock Pins | |
| Global Clock Network | |
| Global Clock Network Distribution | |
| PLLs | |
| Embedded Memory | |
| Memory Modes | |
| Clock Modes | |
| M4K Routing Interface | 2–31 |

Altera Corporation

| Embedded Multipliers | 2–32 |
|--|------|
| Multiplier Modes | |
| Embedded Multiplier Routing Interface | 2–36 |
| I/O Structure & Features | |
| External Memory Interfacing | |
| Programmable Drive Strength | |
| Open-Drain Output | |
| Slew Rate Control | |
| Bus Hold | |
| Programmable Pull-Up Resistor | |
| Advanced I/O Standard Support | |
| High-Speed Differential Interfaces | |
| Series On-Chip Termination | 2–55 |
| I/O Banks | 2–57 |
| MultiVolt I/O Interface | |
| Chapter 2 Configuration & Tooting | |
| Chapter 3. Configuration & Testing | 2 1 |
| IEEE Std. 1149.1 (JTAG) Boundary Scan Support | |
| Configuration | |
| Configuration Schemes | |
| Cyclone II Automated Single Event Upset Detection | |
| Custom-Built Circuitry | |
| Software Interface | |
| Document Revision History | |
| Document Revision Flistory | 3–0 |
| Chapter 4. Hot Socketing & Power-On Reset | |
| Introduction | 4–1 |
| Cyclone II Hot-Socketing Specifications | 4–1 |
| Devices Can Be Driven before Power-Up | |
| I/O Pins Remain Tri-Stated during Power-Up | 4–2 |
| Hot-Socketing Feature Implementation in Cyclone II Devices | |
| Power-On Reset Circuitry | |
| "Wake-up" Time for Cyclone II Devices | 4–5 |
| Conclusion | |
| Document Revision History | 4–7 |
| Chapter 5. DC Characteristics and Timing Specifications | |
| Operating Conditions | 5 1 |
| Single-Ended I/O Standards | |
| Differential I/O Standards | |
| DC Characteristics for Different Pin Types | |
| On-Chip Termination Specifications | |
| Power Consumption | |
| Timing Specifications | |
| Preliminary and Final Timing Specifications | |
| Performance | |
| | , |

| Internal Timing | 5–18 |
|---|---|
| Cyclone II Clock Timing Parameters | |
| Clock Network Skew Adders | |
| IOE Programmable Delay | 5–30 |
| Default Capacitive Loading of Different I/O Standards | 5–31 |
| I/O Delays | |
| Maximum Input and Output Clock Rate | |
| High Speed I/O Timing Specifications | |
| External Memory Interface Specifications | 5–63 |
| JTAG Timing Specifications | |
| PLL Timing Specifications | |
| Duty Cycle Distortion | |
| DCD Measurement Techniques | |
| Referenced Documents | |
| Document Revision History | |
| , | |
| Chapter 6. Reference & Ordering Information | |
| Software | |
| Device Pin-Outs | 6-1 |
| Ordering Information | 6-1 |
| Document Revision History | 6–2 |
| | |
| | |
| | |
| Section II. Clock Management | |
| Section II. Clock Management | |
| Section II. Clock Management Revision History | 6–1 |
| Revision History | 6–1 |
| Revision History | |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction | 7–: |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction | 7-i |
| Revision History | 7-i |
| Revision History | 7–i 7–i 7–i 7–1 |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode | 7-i 7-i 7-10-1 7-10-1 |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode Zero Delay Buffer Mode | |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode Zero Delay Buffer Mode No Compensation Mode | |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode Zero Delay Buffer Mode | |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode Zero Delay Buffer Mode No Compensation Mode | |
| Revision History | |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode Zero Delay Buffer Mode No Compensation Mode Source-Synchronous Mode Hardware Features Clock Multiplication & Division | |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode Zero Delay Buffer Mode No Compensation Mode Source-Synchronous Mode Hardware Features Clock Multiplication & Division Programmable Duty Cycle | |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode Zero Delay Buffer Mode No Compensation Mode Source-Synchronous Mode Hardware Features Clock Multiplication & Division Programmable Duty Cycle Phase-Shifting Implementation | 7-1 |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode Zero Delay Buffer Mode No Compensation Mode Source-Synchronous Mode Hardware Features Clock Multiplication & Division Programmable Duty Cycle Phase-Shifting Implementation Control Signals | 7-1 |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode Zero Delay Buffer Mode No Compensation Mode Source-Synchronous Mode Hardware Features Clock Multiplication & Division Programmable Duty Cycle Phase-Shifting Implementation Control Signals Manual Clock Switchover | 7-2 |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode Zero Delay Buffer Mode No Compensation Mode Source-Synchronous Mode Hardware Features Clock Multiplication & Division Programmable Duty Cycle Phase-Shifting Implementation Control Signals Manual Clock Switchover Clocking | 7-7 7-1 7-1 7-1 7-1 7-1 7-1 7-1 7-1 7-1 |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode Zero Delay Buffer Mode No Compensation Mode Source-Synchronous Mode Hardware Features Clock Multiplication & Division Programmable Duty Cycle Phase-Shifting Implementation Control Signals Manual Clock Switchover Clocking Global Clock Network | 7-2 |
| Revision History Chapter 7. PLLs in Cyclone II Devices Introduction Cyclone II PLL Hardware Overview PLL Reference Clock Generation Clock Feedback Modes Normal Mode Zero Delay Buffer Mode No Compensation Mode Source-Synchronous Mode Hardware Features Clock Multiplication & Division Programmable Duty Cycle Phase-Shifting Implementation Control Signals Manual Clock Switchover Clocking | 7 |

| clkena signals | 7–29 |
|--|---------------------------------------|
| Board Layout | |
| VCCA & GNDA | 7–31 |
| VCCD & GND | 7–33 |
| Conclusion | |
| | |
| | |
| Section III. Memory | |
| Revision History | 7–1 |
| Chapter 8. Cyclone II Memory Blocks | |
| Introduction | 8_1 |
| Overview | |
| Control Signals | |
| Parity Bit Support | |
| Byte Enable Support | 8–4 |
| Packed Mode Support | 8–6 |
| Address Clock Enable | |
| Memory Modes | |
| Single-Port Mode | |
| Simple Dual-Port Mode | 8–10 |
| True Dual-Port Mode | 8–12 |
| Shift Register Mode | |
| ROM Mode | 8–16 |
| FIFO Buffer Mode | 8–16 |
| Clock Modes | |
| Independent Clock Mode | |
| Input/Output Clock Mode | |
| Read/Write Clock Mode | |
| Single-Clock Mode | |
| Power-Up Conditions & Memory Initialization | |
| Read-During- Write Operation at the Same Address | |
| Same-Port Read-During-Write Mode | |
| Mixed-Port Read-During-Write Mode | |
| Conclusion | |
| Referenced Documents | 8–30 |
| Chapter 9. External Memory Interfaces | |
| Introduction | 9_1 |
| External Memory Interface Standards | 9_2 |
| DDR & DDR2 SDRAM | |
| QDRII SRAM | |
| Cyclone II DDR Memory Support Overview | 9_9 |
| Data & Data Strobe Pins | |
| Clock, Command & Address Pins | |
| Parity, DM & ECC Pins | |
| ······································ | , , , , , , , , , , , , , , , , , , , |

| Phase Lock Loop (PLL) | |
|--|-------|
| Clock Delay Control | |
| DQS Postamble | |
| DDR Input Registers | |
| DDR Output Registers | |
| Bidirectional DDR Registers | |
| Conclusion | |
| Document Revision Flistory | 9–23 |
| Section IV. I/O Standards | |
| Revision History | 9–1 |
| Chapter 10. Selectable I/O Standards in Cyclone II Devices | |
| Introduction | 10–1 |
| Supported I/O Standards | 10–1 |
| 3.3-V LVTTL (EIA/JEDEC Standard JESD8-B) | |
| 3.3-V LVCMOS (EIA/JEDEC Standard JESD8-B) | 10–4 |
| 3.3-V (PCI Special Interest Group [SIG] PCI Local Bus Specification Revision 3.0) | 10–4 |
| 3.3-V PCI-X | |
| Easy-to-Use, Low-Cost PCI Express Solution | |
| 2.5-V LVTTL (EIA/JEDEC Standard EIA/JESD8-5) | |
| 2.5-V LVCMOS (EIA/JEDEC Standard EIA/JESD8-5) | |
| SSTL-2 Class I and II (EIA/JEDEC Standard JESD8-9A) | |
| Pseudo-Differential SSTL-2 | |
| 1.8-V LVTTL (EIA/JEDEC Standard EIA/JESD8-7) | |
| 1.8-V LVCMOS (EIA/JEDEC Standard EIA/JESD8-7) SSTL-18 Class I and II | |
| 1.8-V HSTL Class I and II | |
| Pseudo-Differential SSTL-18 Class I and Differential SSTL-18 Class II | |
| 1.8-V Pseudo-Differential HSTL Class I and II | |
| 1.5-V LVCMOS (EIA/JEDEC Standard JESD8-11) | |
| 1.5-V HSTL Class I and II | |
| 1.5-V Pseudo-Differential HSTL Class I and II | |
| LVDS, RSDS and mini-LVDS | |
| Differential LVPECL | |
| Cyclone II I/O Banks | |
| Programmable Current Drive Strength | |
| Voltage-Referenced I/O Standard Termination | |
| Differential I/O Standard Termination | 10–26 |
| I/O Driver Impedance Matching (R _S) and Series Termination (R _S) | 10–27 |
| Pad Placement and DC Guidelines | |
| Differential Pad Placement Guidelines | |
| V _{REF} Pad Placement Guidelines | |
| DC Guidelines | |
| 5.0-V Device Compatibility | 10–34 |

| Conclusion | 10–36 |
|---|-------|
| References | |
| Referenced Documents | |
| Document Revision History | 10–38 |
| Chapter 11. High-Speed Differential Interfaces in Cyclone II De | vices |
| Introduction | |
| Cyclone II High-Speed I/O Banks | |
| Cyclone II High-Speed I/O Interface | |
| I/O Standards Support | |
| LVDS Standard Support in Cyclone II Devices | |
| RSDS I/O Standard Support in Cyclone II Devices | |
| mini-LVDS Standard Support in Cyclone II Devices | |
| LVPECL Support in Cyclone II | 11–11 |
| Differential SSTL Support in Cyclone II Devices | 11–12 |
| Differential HSTL Support in Cyclone II Devices | 11–13 |
| High-Speed I/O Timing in Cyclone II Devices | 11–14 |
| Design Guidelines | |
| Differential Pad Placement Guidelines | |
| Board Design Considerations | |
| Conclusion | 11–17 |
| Section V. DSP Revision History | 11–1 |
| Chapter 12. Embedded Multipliers in Cyclone II Devices | |
| Introduction | |
| Embedded Multiplier Block Overview | 12–2 |
| Architecture | |
| Input Registers | |
| Multiplier Stage | |
| Output Registers | |
| Operational Modes | |
| 18-Bit Multipliers | 12–7 |
| 9-Bit Multipliers | |
| Software Support | |
| Conclusion | 12–9 |
| | |
| Section VI. Configuration & Test | |
| Revision History | |
| | |
| Chapter 13. Configuring Cyclone II Devices | |
| Introduction | |

| | 13-1 |
|--|---|
| Configuration File Format | 13–3 |
| Configuration Data Compression | 13–3 |
| Active Serial Configuration (Serial Configuration Devices) | |
| Single Device AS Configuration | |
| Multiple Device AS Configuration | |
| Configuring Multiple Cyclone II Devices with the Same Design | |
| Estimating AS Configuration Time | 13–18 |
| Programming Serial Configuration Devices | 13–19 |
| PS Configuration | |
| Single Device PS Configuration Using a MAX II Device as an External Host | 13–22 |
| Multiple Device PS Configuration Using a MAX II Device as an External Host | |
| PS Configuration Using a Microprocessor | |
| Single Device PS Configuration Using a Configuration Device | 13–32 |
| Multiple Device PS Configuration Using a Configuration Device | |
| PS Configuration Using a Download Cable | |
| JTAG Configuration | |
| Single Device JTAG Configuration | |
| JTAG Configuration of Multiple Devices | |
| Jam STAPL | 13–60 |
| Configuring Cyclone II FPGAs with JRunner | |
| Combining JTAG & Active Serial Configuration Schemes | |
| Programming Serial Configuration Devices In-System Using the JTAG Interface | 13–61 |
| Device Configuration Pins | 13–64 |
| | |
| · · · · · · · · · · · · · · · · · · · | |
| Conclusion | |
| Conclusion | |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices | 13–70 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction | 13–70 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture | 13–70 14–1 14–2 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register | 13–70 14–1 14–2 14–4 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin | 13–70 14–1 14–2 14–4 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control | 13–70 14–1 14–2 14–4 14–6 |
| Conclusion Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode | 13–70 14–1 14–2 14–4 14–6 14–9 |
| Conclusion Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode Capture Phase | 13–70 14–1 14–2 14–4 14–6 14–9 14–10 |
| Conclusion Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode Capture Phase Shift & Update Phases | 13–70 14–1 14–2 14–4 14–6 14–9 14–10 |
| Conclusion Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode Capture Phase Shift & Update Phases EXTEST Instruction Mode | 13–70 14–1 14–2 14–4 14–6 14–9 14–10 14–10 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction | 13–70 14–1 14–2 14–4 14–6 14–10 14–11 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode Capture Phase Shift & Update Phases EXTEST Instruction Mode Capture Phase Shift & Update Phases | 13–70 14–1 14–2 14–4 14–6 14–10 14–11 14–12 14–12 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode Capture Phase Shift & Update Phases EXTEST Instruction Mode Capture Phase Shift & Update Phases | 13–70 14–1 14–2 14–4 14–6 14–10 14–11 14–12 14–12 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode Capture Phase Shift & Update Phases EXTEST Instruction Mode Capture Phase Shift & Update Phases Shift & Update Phases Shift & Update Phases BYPASS Instruction Mode IDCODE Instruction Mode | 13–70 14–1 14–2 14–4 14–6 14–10 14–11 14–12 14–13 14–14 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode Capture Phase Shift & Update Phases EXTEST Instruction Mode Capture Phase Shift & Update Phases Shift & Update Phases BYPASS Instruction Mode IDCODE Instruction Mode USERCODE Instruction Mode | 13–70 14–1 14–2 14–4 14–6 14–10 14–12 14–12 14–13 14–14 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode Capture Phase Shift & Update Phases EXTEST Instruction Mode Capture Phase Shift & Update Phases BYPASS Instruction Mode IDCODE Instruction Mode USERCODE Instruction Mode CLAMP Instruction Mode | 13–70 14–1 14–2 14–4 14–6 14–10 14–11 14–12 14–13 14–14 14–14 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode Capture Phase Shift & Update Phases EXTEST Instruction Mode Capture Phase Shift & Update Phases BYPASS Instruction Mode IDCODE Instruction Mode USERCODE Instruction Mode CLAMP Instruction Mode CLAMP Instruction Mode HIGHZ Instruction Mode | 13–70 14–1 14–2 14–4 14–6 14–10 14–11 14–12 14–13 14–14 14–14 14–14 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode Capture Phase Shift & Update Phases EXTEST Instruction Mode Capture Phase Shift & Update Phases BYPASS Instruction Mode IDCODE Instruction Mode USERCODE Instruction Mode CLAMP Instruction Mode IJO Voltage Support in JTAG Chain | 13–70 14–1 14–2 14–4 14–6 14–10 14–11 14–12 14–14 14–14 14–14 14–15 14–15 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode Capture Phase Shift & Update Phases EXTEST Instruction Mode Capture Phase Shift & Update Phases BYPASS Instruction Mode IDCODE Instruction Mode USERCODE Instruction Mode CLAMP Instruction Mode I/O Voltage Support in JTAG Chain Using IEEE Std. 1149.1 BST Circuitry | 13–70 14–1 14–2 14–4 14–6 14–10 14–11 14–12 14–14 14–14 14–15 14–15 |
| Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices Introduction IEEE Std. 1149.1 BST Architecture IEEE Std. 1149.1 Boundary-Scan Register Boundary-Scan Cells of a Cyclone II Device I/O Pin IEEE Std. 1149.1 BST Operation Control SAMPLE/PRELOAD Instruction Mode Capture Phase Shift & Update Phases EXTEST Instruction Mode Capture Phase Shift & Update Phases BYPASS Instruction Mode IDCODE Instruction Mode USERCODE Instruction Mode CLAMP Instruction Mode IJO Voltage Support in JTAG Chain | 13–70 14–1 14–2 14–4 14–6 14–10 14–11 14–12 14–14 14–14 14–15 14–16 14–17 |

| Guidelines for IEEE Std. 1149.1 Boundary-Scan Testing | 14–18 |
|---|-------|
| Boundary-Scan Description Language (BSDL) Support | |
| Conclusion | |
| References | 14–19 |
| Document Revision History | |
| | |
| | |
| Section VII. PCB Layout Guidelines | |
| Revision History | 14–1 |
| | |
| Chapter 15. Package Information for Cyclone II Devices | |
| Introduction | 15–1 |
| Thermal Resistance | |
| Package Outlines | |
| 144-Pin Plastic Thin Quad Flat Pack (TQFP) – Wirebond | |
| | 15–4 |
| | |
| 208-Pin Plastic Quad Flat Pack (PQFP) – Wirebond | 15–7 |
| 208-Pin Plastic Quad Flat Pack (PQFP) – Wirebond 240-Pin Plastic Quad Flat Pack (PQFP) | |
| 208-Pin Plastic Quad Flat Pack (PQFP) – Wirebond | |
| 208-Pin Plastic Quad Flat Pack (PQFP) – Wirebond 240-Pin Plastic Quad Flat Pack (PQFP) | |
| 208-Pin Plastic Quad Flat Pack (PQFP) – Wirebond | |



Chapter Revision Dates

The chapters in this book, *Cyclone II Device Handbook*, *Volume 1*, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

Chapter 1. Introduction

Revised: February 2008 Part number: CII51001-3.2

Chapter 2. Cyclone II Architecture

Revised: February 2007 Part number: CII51002-3.1

Chapter 3. Configuration & Testing

Revised: February 2007 Part number: CII51003-2.2

Chapter 4. Hot Socketing & Power-On Reset

Revised: February 2007 Part number: CII51004-3.1

Chapter 5. DC Characteristics and Timing Specifications

Revised: February 2008 Part number: CII51005-4.0

Chapter 6. Reference & Ordering Information

Revised: February 2007 Part number: CII51006-1.4

Chapter 7. PLLs in Cyclone II Devices

Revised: February 2007 Part number: CII51007-3.1

Chapter 8. Cyclone II Memory Blocks

Revised: February 2008 Part number: CII51008-2.4

Chapter 9. External Memory Interfaces

Revised: February 2007 Part number: CII51009-3.1

Altera Corporation xi

Chapter 10. Selectable I/O Standards in Cyclone II Devices

Revised: February 2008 Part number: CII51010-2.4

Chapter 11. High-Speed Differential Interfaces in Cyclone II Devices

Revised: February 2007 Part number: CII51011-2.2

Chapter 12. Embedded Multipliers in Cyclone II Devices

Revised: February 2007 Part number: CII51012-1.2

Chapter 13. Configuring Cyclone II Devices

Revised: February 2007 Part number: CII51013-3.1

Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices

Revised: February 2007 Part number: CII51014-2.1

Chapter 15. Package Information for Cyclone II Devices

Revised: February 2007 Part number: CII51015-2.3

xii Altera Corporation



About This Handbook

This handbook provides comprehensive information about the Altera® Cyclone® II family of devices.

How to Contact Altera

For the most up-to-date information about Altera products, refer to the following table.

| Contact (1) | Contact Method | Address |
|---------------------------------|-------------------|---------------------------|
| Technical support | Website | www.altera.com/support |
| Technical training | Website | www.altera.com/training |
| | Email | custrain@altera.com |
| Product literature | Website | www.altera.com/literature |
| Altera literature services | Email | literature@altera.com |
| Non-technical support (General) | Email | nacomp@altera.com |
| (Software Licensing) | Email | authorization@altera.com |

Note to table:

(1) You can also contact your local Altera sales office or sales representative.

Typographic Conventions

This document uses the typographic conventions shown below.

| Visual Cue | Meaning | | | |
|---|---|--|--|--|
| Bold Type with Initial Capital Letters | Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: Save As dialog box. | | | |
| bold type | External timing parameters, directory names, project names, disk drive names, filenames, filename extensions, and software utility names are shown in bold type. Examples: f _{MAX} , \qdesigns directory, d: drive, chiptrip.gdf file. | | | |
| Italic Type with Initial Capital Letters | Document titles are shown in italic type with initial capital letters. Example: AN 75: High-Speed Board Design. | | | |

| Visual Cue | Meaning | | | |
|-------------------------------------|---|--|--|--|
| Italic type | Internal timing parameters and variables are shown in italic type. Examples: t_{PlA} , $n+1$. | | | |
| | Variable names are enclosed in angle brackets (< >) and shown in italic type. Example: <file name="">, <pre>, <pre>, <pre>project name>.pof</pre> file.</pre></pre></file> | | | |
| Initial Capital Letters | Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu. | | | |
| "Subheading Title" | References to sections within a document and titles of on-line help topics are shown in quotation marks. Example: "Typographic Conventions." | | | |
| Courier type | Signal and port names are shown in lowercase Courier type. Examples: data1, tdi, input. Active-low signals are denoted by suffix n, e.g., resetn. | | | |
| | Anything that must be typed exactly as it appears is shown in Courier type. For example: c:\qdesigns\tutorial\chiptrip.gdf. Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword SUBDESIGN), as well as logic function names (e.g., TRI) are shown in Courier. | | | |
| 1., 2., 3., and a., b., c., etc. | Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure. | | | |
| ••• | Bullets are used in a list of items when the sequence of the items is not important. | | | |
| ✓ | The checkmark indicates a procedure that consists of one step only. | | | |
| TP . | The hand points to information that requires special attention. | | | |
| CAUTION | The caution indicates required information that needs special consideration and understanding and should be read prior to starting or continuing with the procedure or process. | | | |
| WARNING | The warning indicates information that should be read prior to starting or continuing the procedure or processes | | | |
| 4 | The angled arrow indicates you should press the Enter key. | | | |
| ••• | The feet direct you to more information on a particular topic. | | | |



Section I. Cyclone II Device Family Data Sheet

This section provides information for board layout designers to successfully layout their boards for Cyclone[®] II devices. It contains the required PCB layout guidelines, device pin tables, and package specifications.

This section includes the following chapters:

- Chapter 1. Introduction
- Chapter 2. Cyclone II Architecture
- Chapter 3. Configuration & Testing
- Chapter 4. Hot Socketing & Power-On Reset
- Chapter 5. DC Characteristics and Timing Specifications
- Chapter 6. Reference & Ordering Information

Revision History

Refer to each chapter for its own specific revision history. For information on when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook.

Altera Corporation Section I–1

Section I–2 Altera Corporation

1. Introduction



CII51001-3.2

Introduction

Following the immensely successful first-generation Cyclone® device family, Altera® Cyclone II FPGAs extend the low-cost FPGA density range to 68,416 logic elements (LEs) and provide up to 622 usable I/O pins and up to 1.1 Mbits of embedded memory. Cyclone II FPGAs are manufactured on 300-mm wafers using TSMC's 90-nm low-k dielectric process to ensure rapid availability and low cost. By minimizing silicon area, Cyclone II devices can support complex digital systems on a single chip at a cost that rivals that of ASICs. Unlike other FPGA vendors who compromise power consumption and performance for low-cost, Altera's latest generation of low-cost FPGAs—Cyclone II FPGAs, offer 60% higher performance and half the power consumption of competing 90-nm FPGAs. The low cost and optimized feature set of Cyclone II FPGAs make them ideal solutions for a wide array of automotive, consumer, communications, video processing, test and measurement, and other end-market solutions. Reference designs, system diagrams, and IP, found at www.altera.com, are available to help you rapidly develop complete end-market solutions using Cyclone II FPGAs.

Low-Cost Embedded Processing Solutions

Cyclone II devices support the Nios II embedded processor which allows you to implement custom-fit embedded processing solutions. Cyclone II devices can also expand the peripheral set, memory, I/O, or performance of embedded processors. Single or multiple Nios II embedded processors can be designed into a Cyclone II device to provide additional co-processing power or even replace existing embedded processors in your system. Using Cyclone II and Nios II together allow for low-cost, high-performance embedded processing solutions, which allow you to extend your product's life cycle and improve time to market over standard product solutions.

Low-Cost DSP Solutions

Use Cyclone II FPGAs alone or as DSP co-processors to improve price-to-performance ratios for digital signal processing (DSP) applications. You can implement high-performance yet low-cost DSP systems with the following Cyclone II features and design support:

- Up to 150 18 × 18 multipliers
- Up to 1.1 Mbit of on-chip embedded memory
- High-speed interfaces to external memory

- DSP intellectual property (IP) cores
- DSP Builder interface to The Mathworks Simulink and Matlab design environment
- DSP Development Kit, Cyclone II Edition

Cyclone II devices include a powerful FPGA feature set optimized for low-cost applications including a wide range of density, memory, embedded multiplier, and packaging options. Cyclone II devices support a wide range of common external memory interfaces and I/O protocols required in low-cost applications. Parameterizable IP cores from Altera and partners make using Cyclone II interfaces and protocols fast and easy.

Features

The Cyclone II device family offers the following features:

- High-density architecture with 4,608 to 68,416 LEs
 - M4K embedded memory blocks
 - Up to 1.1 Mbits of RAM available without reducing available logic
 - 4,096 memory bits per block (4,608 bits per block including 512 parity bits)
 - Variable port configurations of ×1, ×2, ×4, ×8, ×9, ×16, ×18, ×32, and ×36
 - True dual-port (one read and one write, two reads, or two writes) operation for ×1, ×2, ×4, ×8, ×9, ×16, and ×18 modes
 - Byte enables for data input masking during writes
 - Up to 260-MHz operation

Embedded multipliers

- Up to 150 18- x 18-bit multipliers are each configurable as two independent 9- x 9-bit multipliers with up to 250-MHz performance
- Optional input and output registers

Advanced I/O support

- High-speed differential I/O standard support, including LVDS, RSDS, mini-LVDS, LVPECL, differential HSTL, and differential SSTL
- Single-ended I/O standard support, including 2.5-V and 1.8-V, SSTL class I and II, 1.8-V and 1.5-V HSTL class I and II, 3.3-V PCI and PCI-X 1.0, 3.3-, 2.5-, 1.8-, and 1.5-V LVCMOS, and 3.3-, 2.5-, and 1.8-V LVTTL
- Peripheral Component Interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 3.0 compliance for 3.3-V operation at 33 or 66 MHz for 32- or 64-bit interfaces
- PCI Express with an external TI PHY and an Altera PCI Express ×1 Megacore[®] function

- 133-MHz PCI-X 1.0 specification compatibility
- High-speed external memory support, including DDR, DDR2, and SDR SDRAM, and QDRII SRAM supported by drop in Altera IP MegaCore functions for ease of use
- Three dedicated registers per I/O element (IOE): one input register, one output register, and one output-enable register
- Programmable bus-hold feature
- Programmable output drive strength feature
- Programmable delays from the pin to the IOE or logic array
- I/O bank grouping for unique VCCIO and/or VREF bank settings
- MultiVolt[™] I/O standard support for 1.5-, 1.8-, 2.5-, and 3.3-interfaces
- Hot-socketing operation support
- Tri-state with weak pull-up on I/O pins before and during configuration
- Programmable open-drain outputs
- Series on-chip termination support

Flexible clock management circuitry

- Hierarchical clock network for up to 402.5-MHz performance
- Up to four PLLs per device provide clock multiplication and division, phase shifting, programmable duty cycle, and external clock outputs, allowing system-level clock management and skew control
- Up to 16 global clock lines in the global clock network that drive throughout the entire device

Device configuration

- Fast serial configuration allows configuration times less than 100 ms
- Decompression feature allows for smaller programming file storage and faster configuration times
- Supports multiple configuration modes: active serial, passive serial, and JTAG-based configuration
- Supports configuration through low-cost serial configuration devices
- Device configuration supports multiple voltages (either 3.3, 2.5, or 1.8 V)

Intellectual property

 Altera megafunction and Altera MegaCore function support, and Altera Megafunctions Partners Program (AMPPSM) megafunction support, for a wide range of embedded processors, on-chip and off-chip interfaces, peripheral functions, DSP functions, and communications functions and

- protocols. Visit the Altera IPMegaStore at www.altera.com to download IP MegaCore functions.
- Nios II Embedded Processor support

The Cyclone II family offers devices with the Fast-On feature, which offers a faster power-on-reset (POR) time. Devices that support the Fast-On feature are designated with an "A" in the device ordering code. For example, EP2C5A, EP2C8A, EP2C15A, and EP2C20A. The EP2C5A is only available in the automotive speed grade. The EP2C8A and EP2C20A are only available in the industrial speed grade. The EP2C15A is only available with the Fast-On feature and is available in both commercial and industrial grades. The Cyclone II "A" devices are identical in feature set and functionality to the non-A devices except for support of the faster POR time.



Cyclone II A devices are offered in automotive speed grade. For more information, refer to the Cyclone II section in the *Automotive-Grade Device Handbook*.



For more information on POR time specifications for Cyclone II A and non-A devices, refer to the *Hot Socketing & Power-On Reset* chapter in the *Cyclone II Device Handbook*.

Table 1–1 lists the Cyclone II device family features. Table 1–2 lists the Cyclone II device package offerings and maximum user I/O pins.

| Table 1–1. Cyclone II FPGA Family Features (Part 1 of 2) | | | | | | | |
|--|------------------|-----------|------------|------------|---------|---------|---------------|
| Feature | EP2C5 (2) | EP2C8 (2) | EP2C15 (1) | EP2C20 (2) | EP2C35 | EP2C50 | EP2C70 |
| LEs | 4,608 | 8,256 | 14,448 | 18,752 | 33,216 | 50,528 | 68,416 |
| M4K RAM blocks (4 Kbits plus 512 parity bits | 26 | 36 | 52 | 52 | 105 | 129 | 250 |
| Total RAM bits | 119,808 | 165,888 | 239,616 | 239,616 | 483,840 | 594,432 | 1,152,00 0 |
| Embedded multipliers (3) | 13 | 18 | 26 | 26 | 35 | 86 | 150 |
| PLLs | 2 | 2 | 4 | 4 | 4 | 4 | 4 |

| Table 1–1. Cyclone II FPGA Family Features (Part 2 of 2) | | | | | | | |
|--|-----------|-----------|------------|------------|--------|--------|--------|
| Feature | EP2C5 (2) | EP2C8 (2) | EP2C15 (1) | EP2C20 (2) | EP2C35 | EP2C50 | EP2C70 |
| Maximum user I/O pins | 158 | 182 | 315 | 315 | 475 | 450 | 622 |

Notes to Table 1-1:

- (1) The EP2C15A is only available with the Fast On feature, which offers a faster POR time. This device is available in both commercial and industrial grade.
- (2) The EP2C5, EP2C8, and EP2C20 optionally support the Fast On feature, which is designated with an "A" in the device ordering code. The EP2C5A is only available in the automotive speed grade. The EP2C8A and EP2C20A devices are only available in industrial grade.
- (3) This is the total number of 18×18 multipliers. For the total number of 9×9 multipliers per device, multiply the total number of 18×18 multipliers by 2.

| Table 1–2. Cyclone II Package Options & Maximum User I/O Pins Notes (1) (2) | | | | | | | | |
|---|---------------------|---------------------|-----------------|----------------------------|----------------------------|-------------------------------------|----------------------------|----------------------------|
| Device | 144-Pin TQFP (3) | 208-Pin PQFP (4) | 240-Pin PQFP | 256-Pin FineLine BGA | 484-Pin FineLine BGA | 484-Pin Ultra FineLine BGA | 672-Pin FineLine BGA | 896-Pin FineLine BGA |
| EP2C5 (6) (8) | 89 | 142 | _ | 158 <i>(5)</i> | _ | _ | _ | _ |
| EP2C8 (6) | 85 | 138 | _ | 182 | _ | _ | _ | _ |
| EP2C8A (6), (7) | _ | _ | _ | 182 | _ | _ | _ | _ |
| EP2C15A (6), (7) | _ | _ | _ | 152 | 315 | _ | _ | _ |
| EP2C20 (6) | _ | _ | 142 | 152 | 315 | _ | _ | _ |
| EP2C20A (6), (7) | _ | _ | _ | 152 | 315 | _ | _ | _ |
| EP2C35 (6) | _ | _ | _ | _ | 322 | 322 | 475 | _ |
| EP2C50 (6) | _ | _ | _ | _ | 294 | 294 | 450 | _ |
| EP2C70 (6) | _ | _ | _ | _ | _ | _ | 422 | 622 |

Notes to Table 1-2:

- Cyclone II devices support vertical migration within the same package (for example, you can migrate between the EP2C20 device in the 484-pin FineLine BGA package and the EP2C35 and EP2C50 devices in the same package).
- (2) The Quartus® II software I/O pin counts include four additional pins, TDI, TDO, TMS, and TCK, which are not available as general purpose I/O pins.
- (3) TQFP: thin quad flat pack.
- (4) PQFP: plastic quad flat pack.
- (5) Vertical migration is supported between the EP2C5F256 and the EP2C8F256 devices. However, not all of the DQ and DQS groups are supported. Vertical migration between the EP2C5 and the EP2C15 in the F256 package is not supported.
- (6) The I/O pin counts for the EP2C5, EP2C8, and EP2C15A devices include 8 dedicated clock pins that can be used for data inputs. The I/O counts for the EP2C20, EP2C35, EP2C50, and EP2C70 devices include 16 dedicated clock pins that can be used for data inputs.
- (7) EP2C8A, EP2C15A, and EP2C20A have a Fast On feature that has a faster POR time. The EP2C15A is only available with the Fast On option.
- (8) The EP2C5 optionally support the Fast On feature, which is designated with an "A" in the device ordering code. The EP2C5A is only available in the automotive speed grade. Refer to the Cyclone II section in the *Automotive-Grade Device Handbook*.

Cyclone II devices support vertical migration within the same package (for example, you can migrate between the EP2C35, EPC50, and EP2C70 devices in the 672-pin FineLine BGA package). The exception to vertical migration support within the Cyclone II family is noted in Table 1–3.

Vertical migration means that you can migrate to devices whose dedicated pins, configuration pins, and power pins are the same for a given package across device densities.

| Table 1–3. Total Number of Non-Migratable I/O Pins for Cyclone II Vertical Migration Paths | | | | | | | |
|--|--------------|-----------------|-------------------------|--------------------------------|-------------------------------|-------------------------|--|
| Vertical Migration Path | 144-Pin TQFP | 208-Pin PQFP | 256-Pin FineLine BGA | 484-Pin FineLine BGA (2) | 484-Pin Ultra FineLine BGA | 672-Pin FineLine BGA | |
| EP2C5 to EP2C8 | 4 | 4 | 1 (4) | _ | _ | _ | |
| EP2C8 to EP2C15 | _ | _ | 30 | _ | _ | _ | |
| EP2C15 to EP2C20 | _ | _ | 0 | 0 | _ | _ | |
| EP2C20 to EP2C35 | | _ | _ | 16 | _ | _ | |
| EP2C35 to EP2C50 | _ | _ | _ | 28 | 28 (5) | 28 | |
| EP2C50 to EP2C70 | _ | _ | _ | _ | 28 | 28 | |

Notes to Table 1-3:

- Vertical migration between the EP2C5F256 to the EP2C15AF256 and the EP2C5F256 to the EP2C20F256 devices is not supported.
- (2) When migrating from the EP2C20F484 device to the EP2C50F484 device, a total of 39 I/O pins are non-migratable.
- (3) When migrating from the EP2C35F672 device to the EP2C70F672 device, a total of 56 I/O pins are non-migratable.
- (4) In addition to the one non-migratable I/O pin, there are 34 DQ pins that are non-migratable.
- (5) The pinouts of 484 FBGA and 484 UBGA are the same.



When moving from one density to a larger density, I/O pins are often lost because of the greater number of power and ground pins required to support the additional logic within the larger device. For I/O pin migration across densities, you must cross reference the available I/O pins using the device pin-outs for all planned densities of a given package type to identify which I/O pins are migratable.

To ensure that your board layout supports migratable densities within one package offering, enable the applicable vertical migration path within the Quartus II software (go to Assignments menu, then Device, then click the **Migration Devices** button). After compilation, check the information messages for a full list of I/O, DQ, LVDS, and other pins that are not available because of the selected migration path. Table 1–3 lists the Cyclone II device package offerings and shows the total number of non-migratable I/O pins when migrating from one density device to a larger density device.

Cyclone II devices are available in up to three speed grades: –6, –7, and –8, with –6 being the fastest. Table 1–4 shows the Cyclone II device speed-grade offerings.

| Table 1–4. Cyclone II Device Speed Grades | | | | | | | | |
|---|-----------------|-----------------|-----------------|----------------------------|----------------------------|-------------------------------------|----------------------------|----------------------------|
| Device | 144-Pin TQFP | 208-Pin PQFP | 240-Pin PQFP | 256-Pin FineLine BGA | 484-Pin FineLine BGA | 484-Pin Ultra FineLine BGA | 672-Pin FineLine BGA | 896-Pin FineLine BGA |
| EP2C5 (1) | -6, -7, -8 | -7, -8 | _ | -6, -7, -8 | _ | _ | _ | _ |
| EP2C8 | -6, -7, -8 | -7, -8 | _ | -6, -7, -8 | | _ | _ | _ |
| EP2C8A (2) | _ | | _ | -8 | | _ | _ | _ |
| EP2C15A | _ | _ | _ | -6, -7, -8 | -6, -7, -8 | _ | _ | _ |
| EP2C20 | _ | | -8 | -6, -7, -8 | -6, -7, -8 | _ | _ | _ |
| EP2C20A (2) | _ | _ | _ | -8 | -8 | _ | _ | _ |
| EP2C35 | _ | _ | _ | _ | -6, -7, -8 | -6, -7, -8 | -6, -7, -8 | _ |
| EP2C50 | _ | _ | _ | _ | -6, -7, -8 | -6, -7, -8 | -6, -7, -8 | _ |
| EP2C70 | _ | _ | _ | | _ | | -6, -7, -8 | -6, -7, -8 |

Notes to Table 1-4:

⁽¹⁾ The EP2C5 optionally support the Fast On feature, which is designated with an "A" in the device ordering code. The EP2C5A is only available in the automotive speed grade. Refer to the Cyclone II section in the *Automotive-Grade Device Handbook* for detailed information.

⁽²⁾ EP2C8A and EP2C20A are only available in industrial grade.

Referenced Documents

This chapter references the following documents:

- Hot Socketing & Power-On Reset chapter in Cyclone II Device Handbook
- Automotive-Grade Device Handbook

Document Revision History

Table 1–5 shows the revision history for this document.

| Table 1–5. Document Revision History | | | | | | |
|--------------------------------------|--|--|--|--|--|--|
| Date & Document Version | Changes Made | Summary of Changes | | | | |
| February 2008 v3.2 | Added "Referenced Documents". Updated "Features" section and Table 1–1, Table 1–2, and Table 1–4 with information about EP2C5A. | _ | | | | |
| February 2007 v3.1 | Added document revision history. Added new <i>Note</i> (2) to Table 1–2. | Note to explain difference between I/O pin count information provided in Table 1–2 and in the Quartus II software documentation. | | | | |
| November 2005 v2.1 | Updated Introduction and Features. Updated Table 1–3. | _ | | | | |
| July 2005 v2.0 | Updated technical content throughout. Updated Table 1–2. Added Tables 1–3 and 1–4. | _ | | | | |
| November 2004 v1.1 | Updated Table 1–2.Updated bullet list in the "Features" section. | _ | | | | |
| June 2004 v1.0 | Added document to the Cyclone II Device Handbook. | _ | | | | |