



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## FEATURES

- ARM720T Processor
  - ARM7TDMI CPU
  - 8 KB of four-way set-associative cache
  - MMU with 64-entry TLB
  - Thumb code support enabled
- Ultra low power
  - 90 mW at 74 MHz typical
  - 30 mW at 18 MHz typical
  - 10 mW in the Idle State
  - <1 mW in the Standby State
- 48 KB of on-chip SRAM
- MaverickKey™ IDs
  - 32-bit unique ID can be used for SDMI compliance
  - 128-bit random ID
- Dynamically programmable clock speeds of 18, 36, 49, and 74 MHz

**High-performance,  
Low-power, System-on-chip  
with SDRAM & Enhanced  
Digital Audio Interface**

## OVERVIEW


The Maverick™ EP7311 is designed for ultra-low-power applications such as PDAs, smart cellular phones, and industrial hand held information appliances. The core-logic functionality of the device is built around an ARM720T processor with 8 KB of four-way set-associative unified cache and a write buffer. Incorporated into the ARM720T is an enhanced memory management unit (MMU) which allows for support of sophisticated operating systems like Linux®.



(cont.)

(cont.)

## BLOCK DIAGRAM



---

## FEATURES (cont)

- LCD controller
  - Interfaces directly to a single-scan panel monochrome STN LCD
  - Interfaces to a single-scan panel color STN LCD with minimal external glue logic
- Full JTAG boundary scan and Embedded ICE® support
- Integrated Peripheral Interfaces
  - 32-bit SDRAM Interface up to 2 external banks
  - 8/32/16-bit SRAM/FLASH/ROM Interface
  - Multimedia Codec Port
  - Two Synchronous Serial Interfaces (SSI1, SSI2)
  - CODEC Sound Interface
  - 8×8 Keypad Scanner
  - 27 General Purpose Input/Output pins
  - Dedicated LED flasher pin from the RTC
- Internal Peripherals
  - Two 16550 compatible UARTs
  - IrDA Interface
  - Two PWM Interfaces
  - Real-time Clock
  - Two general purpose 16-bit timers
  - Interrupt Controller
  - Boot ROM
- Package
  - 208-Pin LQFP
  - 256-Ball PBGA
  - 204-Ball TFBGA
- The fully static EP7311 is optimized for low power dissipation and is fabricated on a 0.25 micron CMOS process
- Development Kits
  - EDB7312: Development Kit with color STN LCD on board.
  - EDB7312-LW: EDB7312 with Lynuxworks' BlueCat Linux Tools and software for Windows host (free 30 day BlueCat support from Lynuxworks).
  - EDB7312-LL: EDB7312 with Lynuxworks' BlueCat Linux Tools and software for Linux host (free 30 day BlueCat support from Lynuxworks).

*Note:* \* BlueCat available separately through Lynuxworks only.  
\* Use the EDB7312 Development Kit for all the EP73xx devices.

---

## OVERVIEW (cont.)

The EP7311 is designed for low-power operation. Its core operates at only 2.5 V, while its I/O has an operation range of 2.5 V–3.3 V. The device has three basic power states: operating, idle and standby.

One of its notable features is MaverickKey unique IDs. These are factory programmed IDs in response to the growing concern over secure web content and commerce. With Internet security playing an important role in the delivery of digital

media such as books or music, traditional software methods are quickly becoming unreliable. The MaverickKey unique IDs consist of two registers, one 32-bit series register and one random 128-bit register that may be used by an OEM for an authentication mechanism.

Simply by adding desired memory and peripherals to the highly integrated EP7311 completes a low-power system solution. All necessary interface logic is integrated on-chip.



# Table of Contents

|  |           |
|--|-----------|
| <b>FEATURES</b> .....                                      | 1         |
| <b>OVERVIEW</b> .....                                      | 1         |
| Processor Core - ARM720T .....                             | 6         |
| Power Management .....                                     | 6         |
| MaverickKey™ Unique ID .....                               | 6         |
| Memory Interfaces .....                                    | 6         |
| Digital Audio Capability .....                             | 6         |
| Universal Asynchronous Receiver/Transmitters (UARTs) ..... | 6         |
| Digital Audio Interface (DAI) .....                        | 7         |
| CODEC Interface .....                                      | 7         |
| SSI2 Interface .....                                       | 7         |
| Synchronous Serial Interface .....                         | 8         |
| LCD Controller .....                                       | 8         |
| Interrupt Controller .....                                 | 8         |
| Real-Time Clock .....                                      | 8         |
| PLL and Clocking .....                                     | 9         |
| DC-to-DC converter interface (PWM) .....                   | 9         |
| Timers .....   | 9         |
| General Purpose Input/Output (GPIO) .....                  | 9         |
| Hardware debug Interface .....                             | 9         |
| Internal Boot ROM .....                                    | 10        |
| Packaging .....  | 10        |
| Pin Multiplexing .....                                     | 10        |
| System Design .....  | 11        |
| <b>ELECTRICAL SPECIFICATIONS</b> .....                     | <b>12</b> |
| Absolute Maximum Ratings .....                             | 12        |
| Recommended Operating Conditions .....                     | 12        |
| DC Characteristics .....                                   | 12        |
| <b>Timings</b> .....                                       | <b>14</b> |
| Timing Diagram Conventions .....                           | 14        |
| Timing Conditions .....                                    | 14        |
| Static Memory .....  | 15        |
| Static Memory Single Read Cycle .....                      | 16        |
| Static Memory Single Write Cycle .....                     | 17        |
| Static Memory Burst Read Cycle .....                       | 18        |
| Static Memory Burst Write Cycle .....                      | 19        |
| SSI1 Interface .....                                       | 20        |
| SSI2 Interface .....                                       | 21        |
| LCD Interface .....  | 22        |
| JTAG Interface .....                                       | 23        |
| <b>Packages</b> .....                                      | <b>24</b> |
| 208-Pin LQFP Package Characteristics .....                 | 24        |
| 208-Pin LQFP Package Specifications .....                  | 24        |
| 208-Pin LQFP Pin Diagram .....                             | 25        |
| 208-Pin LQFP Numeric Pin Listing .....                     | 26        |
| 204-Ball TFBGA Package Characteristics .....               | 29        |
| 204-Ball TFBGA Package Specifications .....                | 29        |
| 204-Ball TFBGA Pinout (Top View) .....                     | 30        |

---

|   |           |
|---|-----------|
| 204-Ball TFBGA Ball Listing .....                                     | 31        |
| 256-Ball PBGA Package Characteristics .....                           | 38        |
| 256-Ball PBGA Package Specifications .....                            | 38        |
| 256-Ball PBGA Pinout (Top View) .....                                 | 39        |
| 256-Ball PBGA Ball Listing .....                                      | 39        |
| JTAG Boundary Scan Signal Ordering .....                              | 43        |
| <b>CONVENTIONS .....</b>  | <b>48</b> |
| Acronyms and Abbreviations .....                                      | 48        |
| Units of Measurement .....  | 48        |
| General Conventions .....   | 49        |
| Pin Description Conventions .....                                     | 49        |
|   | 49        |
| <b>Ordering Information .....</b>                                     | <b>50</b> |
| <b>Environmental, Manufacturing, &amp; Handling Information .....</b> | <b>50</b> |
| <b>Revision History .....</b>   | <b>51</b> |

## List of Figures

|  |    |
|--|----|
| Figure 1. A Maximum EP7309 Based System .....                          | 11 |
| Figure 2. Legend for Timing Diagrams .....                             | 14 |
| Figure 3. Static Memory Single Read Cycle Timing Measurement .....     | 16 |
| Figure 4. Static Memory Single Write Cycle Timing Measurement .....    | 17 |
| Figure 5. Static Memory Burst Read Cycle Timing Measurement .....      | 18 |
| Figure 6. Static Memory Burst Write Cycle Timing Measurement .....     | 19 |
| Figure 7. SSI1 Interface Timing Measurement .....                      | 20 |
| Figure 8. SSI2 Interface Timing Measurement .....                      | 21 |
| Figure 9. LCD Controller Timing Measurement .....                      | 22 |
| Figure 10. JTAG Timing Measurement .....                               | 23 |
| Figure 11. 208-Pin LQFP Package Outline Drawing .....                  | 24 |
| Figure 12. 208-Pin LQFP (Low Profile Quad Flat Pack) Pin Diagram ..... | 25 |
| Figure 13. 204-Ball TFBGA Package .....                                | 29 |
| Figure 14. 256-Ball PBGA Package .....                                 | 38 |

## List of Tables

|   |    |
|---|----|
| Table 1. Power Management Pin Assignments .....                             | 6  |
| Table 2. Static Memory Interface Pin Assignments .....                      | 6  |
| Table 3. Universal Asynchronous Receiver/Transmitters Pin Assignments ..... | 7  |
| Table 4. DAI Interface Pin Assignments .....                                | 7  |
| Table 5. CODEC Interface Pin Assignments .....                              | 7  |
| Table 6. SSI2 Interface Pin Assignments .....                               | 7  |
| Table 7. Serial Interface Pin Assignments .....                             | 8  |
| Table 8. LCD Interface Pin Assignments .....                                | 8  |
| Table 9. Keypad Interface Pin Assignments .....                             | 8  |
| Table 10. Interrupt Controller Pin Assignments .....                        | 8  |
| Table 11. Real-Time Clock Pin Assignments .....                             | 9  |
| Table 12. PLL and Clocking Pin Assignments .....                            | 9  |
| Table 13. DC-to-DC Converter Interface Pin Assignments .....                | 9  |
| Table 14. General Purpose Input/Output Pin Assignments .....                | 9  |
| Table 15. Hardware Debug Interface Pin Assignments .....                    | 9  |
| Table 16. LED Flasher Pin Assignments .....                                 | 9  |
| Table 17. DAI/SSI2/CODEC Pin Multiplexing .....                             | 10 |
| Table 18. Pin Multiplexing .....  | 10 |
| Table 19. 208-Pin LQFP Numeric Pin Listing .....                            | 26 |
| Table 20. 204-Ball TFBGA Ball Listing .....                                 | 31 |
| Table 21. 256-Ball PBGA Ball Listing .....                                  | 39 |
| Table 22. JTAG Boundary Scan Signal Ordering .....                          | 43 |
| Table 23. Acronyms and Abbreviations .....                                  | 48 |
| Table 24. Unit of Measurement .....   | 48 |
| Table 25. Pin Description Conventions .....                                 | 49 |

## Processor Core - ARM720T

The EP7311 incorporates an ARM 32-bit RISC microcontroller that controls a wide range of on-chip peripherals. The processor utilizes a three-stage pipeline consisting of fetch, decode and execute stages. Key features include:

- ARM (32-bit) and Thumb (16-bit compressed) instruction sets
- Enhanced MMU for Microsoft Windows CE and other operating systems
- 8 KB of 4-way set-associative cache.
- Translation Look Aside Buffers with 64 Translated Entries

## Power Management

The EP7311 is designed for ultra-low-power operation. Its core operates at only 2.5 V, while its I/O has an operation range of 2.5 V–3.3 V allowing the device to achieve a performance level equivalent to 60 MIPS. The device has three basic power states:

- Operating — This state is the full performance state. All the clocks and peripheral logic are enabled.
- Idle — This state is the same as the Operating State, except the CPU clock is halted while waiting for an event such as a key press.
- Standby — This state is equivalent to the computer being switched off (no display), and the main oscillator shut down. An event such as a key press can wake-up the processor.

| Pin Mnemonic | I/O | Pin Description                   |
|--------------|-----|-----------------------------------|
| BATOK        | I   | Battery ok input                  |
| nEXTPWR      | I   | External power supply sense input |
| nPWRFL       | I   | Power fail sense input            |
| nBATCHG      | I   | Battery changed sense input       |

Table A. Power Management Pin Assignments

## MaverickKey™ Unique ID

MaverickKey unique hardware programmed IDs are a solution to the growing concern over secure web content and commerce. With Internet security playing an important role in the delivery of digital media such as books or music, traditional software methods are quickly becoming unreliable. The MaverickKey unique IDs provide OEMs with a method of utilizing specific hardware IDs such as those assigned for SDMI (Secure Digital Music Initiative) or any other authentication mechanism.

Both a specific 32-bit ID as well as a 128-bit random ID is programmed into the EP7311 through the use of laser probing technology. These IDs can then be used to match secure copyrighted content with the ID of the target device the EP7311 is powering, and then deliver the copyrighted information over a secure connection. In addition, secure transactions can benefit by also matching device IDs to server IDs. MaverickKey IDs provide a level of hardware security required for today's Internet appliances.

## Memory Interfaces

There are two main external memory interfaces. The first one is the ROM/SRAM/FLASH-style interface that has programmable wait-state timings and includes burst-mode capability, with six chip selects decoding six 256 MB sections of addressable space. For maximum flexibility, each bank can be specified to be 8-, 16-, or 32-bits wide. This allows the use of 8-bit-wide boot ROM options to minimize overall system cost. The on-chip boot ROM can be used in product manufacturing to serially download system code into system FLASH memory. To further minimize system memory requirements and cost, the ARM Thumb instruction set is supported, providing for the use of high-speed 32-bit operations in 16-bit op-codes and yielding industry-leading code density.

| Pin Mnemonic        | I/O | Pin Description               |
|---------------------|-----|-------------------------------|
| nCS[5:0]            | O   | Chip select out               |
| A[27:0]             | O   | Address output                |
| D[31:0]             | I/O | Data I/O                      |
| nMOE/nSDCAS (Note)  | O   | ROM expansion OP enable       |
| nMWE/nSDWE (Note)   | O   | ROM expansion write enable    |
| HALFWORD            | O   | Halfword access select output |
| WORD                | O   | Word access select output     |
| WRITE/nSDRAS (Note) | O   | Transfer direction            |

Table B. Static Memory Interface Pin Assignments

Note: Pins are multiplexed. See Table S on page 11 for more information.

The second is the programmable 16- or 32-bit-wide SDRAM interface that allows direct connection of up to two banks of SDRAM, totaling 512 Mb. To assure the lowest possible power consumption, the EP7311 supports self-refresh SDRAMs, which are placed in a low-power state by the device when it enters the low-power Standby State.

| Pin Mnemonic                | I/O | Pin Description                   |
|-----------------------------|-----|-----------------------------------|
| SDCLK                       | O   | SDRAM clock output                |
| SDCKE                       | O   | SDRAM clock enable output         |
| nSDCS[1:0]                  | O   | SDRAM chip select out             |
| WRITE/nSDRAS (Note 2)       | O   | SDRAM RAS signal output           |
| nMOE/nSDCAS (Note 2)        | O   | SDRAM CAS control signal          |
| nMWE/nSDWE (Note 2)         | O   | SDRAM write enable control signal |
| A[27:15]/DRA[0:12] (Note 1) | O   | SDRAM address                     |
| A[14:13]/DRA[12:14]         | O   | SDRAM internal bank select        |
| PD[7:6]/SDQM[1:0] (Note 2)  | I/O | SDRAM byte lane mask              |
| SDQM[3:2]                   | O   | SDRAM byte lane mask              |
| D[31:0]                     | I/O | Data I/O                          |

**Table C. SDRAM Interface Pin Assignments**

Note: 1. Pins A[27:13] map to DRA[0:14] respectively. (i.e. A[27]/DRA[0], A[26]/DRA[1], etc.) This is to balance the load for large memory systems.  
 2. Pins are multiplexed. See [Table S on page 11](#) for more information.

## Digital Audio Capability

The EP7311 uses its powerful 32-bit RISC processing engine to implement audio decompression algorithms in software. The nature of the on-board RISC processor, and the availability of efficient C-compilers and other software development tools, ensures that a wide range of audio decompression algorithms can easily be ported to and run on the EP7311

## Universal Asynchronous Receiver/Transmitters (UARTs)

The EP7311 includes two 16550-type UARTs for RS-232 serial communications, both of which have two 16-byte FIFOs for receiving and transmitting data. The UARTs support bit rates up to 115.2 kbps. An IrDA SIR protocol encoder/decoder can be optionally switched into the RX/TX signals to/from

UART 1 to enable these signals to drive an infrared communication interface directly.

| Pin Mnemonic | I/O | Pin Description            |
|--------------|-----|----------------------------|
| TXD[1]       | O   | UART 1 transmit            |
| RXD[1]       | I   | UART 1 receive             |
| CTS          | I   | UART 1 clear to send       |
| DCD          | I   | UART 1 data carrier detect |
| DSR          | I   | UART 1 data set ready      |
| TXD[2]       | O   | UART 2 transmit            |
| RXD[2]       | I   | UART 2 receive             |
| LEDDRV       | O   | Infrared LED drive output  |
| PHDIN        | I   | Photo diode input          |

**Table D. Universal Asynchronous Receiver/Transmitters Pin Assignments**

## Multimedia Codec Port (MCP)

The Multimedia Codec Port provides access to an audio codec, a telecom codec, a touchscreen interface, four general purpose analog-to-digital converter inputs, and ten programmable digital I/O lines.

| Pin Mnemonic | I/O | Pin Description  |
|--------------|-----|------------------|
| SIBCLK       | O   | Serial bit clock |
| SIBDOUT      | O   | Serial data out  |
| SIBDIN       | I   | Serial data in   |
| SIBSYNC      | O   | Sample clock     |

**Table E. MCP Interface Pin Assignments**

Note: See [Table R on page 11](#) for information on pin multiplexes.



## CODEC Interface

The EP7311 includes an interface to telephony-type CODECs for easy integration into voice-over-IP and other voice communications systems. The CODEC interface is multiplexed to the same pins as the MCP and SSI2.

| Pin Mnemonic | I/O | Pin Description  |
|--------------|-----|------------------|
| PCMCLK       | O   | Serial bit clock |
| PCMOUT       | O   | Serial data out  |
| PCMIN        | I   | Serial data in   |
| PCMSYNC      | O   | Frame sync       |

Table F. CODEC Interface Pin Assignments

Note: See Table R on page 11 for information on pin multiplexes.

## SSI2 Interface

An additional SPI/Microwire1-compatible interface is available for both master and slave mode communications. The SSI2 unit shares the same pins as the MCP and CODEC interfaces through a multiplexer.

- Synchronous clock speeds of up to 512 kHz
- Separate 16 entry TX and RX half-word wide FIFOs
- Half empty/full interrupts for FIFOs
- Separate RX and TX frame sync signals for asymmetric traffic

| Pin Mnemonic | I/O | Pin Description     |
|--------------|-----|---------------------|
| SSICLK       | I/O | Serial bit clock    |
| SSITXDA      | O   | Serial data out     |
| SSIRXDA      | I   | Serial data in      |
| SSITXFR      | I/O | Transmit frame sync |
| SSIRXFR      | I/O | Receive frame sync  |

Table G. SSI2 Interface Pin Assignments

Note: See Table R on page 11 for information on pin multiplexes.

## Synchronous Serial Interface

- ADC (SSI) Interface: Master mode only; SPI and Microwire1-compatible (128 kbps operation)
- Selectable serial clock polarity

| Pin Mnemonic | I/O | Pin Description        |
|--------------|-----|------------------------|
| ADCLK        | O   | SSI1 ADC serial clock  |
| ADCIN        | I   | SSI1 ADC serial input  |
| ADCOUT       | O   | SSI1 ADC serial output |
| nADCCS       | O   | SSI1 ADC chip select   |
| SMPCLK       | O   | SSI1 ADC sample clock  |

Table H. Serial Interface Pin Assignments

## LCD Controller

A DMA address generator is provided that fetches video display data for the LCD controller from memory. The display frame buffer start address is programmable, allowing the LCD frame buffer to be in SDRAM, internal SRAM or external SRAM.

- Interfaces directly to a single-scan panel monochrome STN LCD
- Interfaces to a single-scan panel color STN LCD with minimal external glue logic
- Panel width size is programmable from 32 to 1024 pixels in 16-pixel increments
- Video frame buffer size programmable up to 128 KB
- Bits per pixel of 1, 2, or 4 bits

| Pin Mnemonic | I/O | Pin Description                 |
|--------------|-----|---------------------------------|
| CL1          | O   | LCD line clock                  |
| CL2          | O   | LCD pixel clock out             |
| DD[3:0]      | O   | LCD serial display data bus     |
| FRM          | O   | LCD frame synchronization pulse |
| M            | O   | LCD AC bias drive               |

Table I. LCD Interface Pin Assignments

## 64-Keypad Interface

Matrix keyboards and keypads can be easily read by the EP7311. A dedicated 8-bit column driver output generates strobes for each keyboard column signal. The pins of Port A, when configured as inputs, can be selectively OR'ed together to provide a keyboard interrupt that is capable of waking the system from a STANDBY or IDLE state.

- Column outputs can be individually set high with the remaining bits left at high-impedance
- Column outputs can be driven all-low, all-high, or all-high-impedance
- Keyboard interrupt driven by OR'ing together all Port A bits
- Keyboard interrupt can be used to wake up the system
- 8×8 keyboard matrix usable with no external logic, extra keys can be added with minimal glue logic

| Pin Mnemonic | I/O | Pin Description               |
|--------------|-----|-------------------------------|
| COL[7:0]     | O   | Keyboard scanner column drive |

**Table J. Keypad Interface Pin Assignments**

## Interrupt Controller

When unexpected events arise during the execution of a program (i.e., interrupt or memory fault) an exception is usually generated. When these exceptions occur at the same time, a fixed priority system determines the order in which they are handled. The EP7311 interrupt controller has two interrupt types: interrupt request (IRQ) and fast interrupt request (FIQ). The interrupt controller has the ability to control interrupts from 22 different FIQ and IRQ sources.

- Supports 22 interrupts from a variety of sources (such as UARTs, SSII, and key matrix.)
- Routes interrupt sources to the ARM720T's IRQ or FIQ (Fast IRQ) inputs
- Five dedicated off-chip interrupt lines operate as level sensitive interrupts

| Pin Mnemonic         | I/O | Pin Description               |
|----------------------|-----|-------------------------------|
| nEINT[2:1]           | I   | External interrupt            |
| EINT[3]              | I   | External interrupt            |
| nEXTFIQ              | I   | External Fast Interrupt input |
| nMEDCHG/nBROM (Note) | I   | Media change interrupt input  |

**Table K. Interrupt Controller Pin Assignments**

*Note:* Pins are multiplexed. See [Table S on page 11](#) for more information.

## Real-Time Clock

The EP7311 contains a 32-bit Real Time Clock (RTC) that can be written to and read from in the same manner as the timer counters. It also contains a 32-bit output match register which can be programmed to generate an interrupt.

- Driven by an external 32.768 kHz crystal oscillator

| Pin Mnemonic | Pin Description                   |
|--------------|-----------------------------------|
| RTCIN        | Real-Time Clock Oscillator Input  |
| RTCOUT       | Real-Time Clock Oscillator Output |
| VDDRTC       | Real-Time Clock Oscillator Power  |
| VSSRTC       | Real-Time Clock Oscillator Ground |

**Table L. Real-Time Clock Pin Assignments**

## PLL and Clocking

- Processor and Peripheral Clocks operate from a single 3.6864 MHz crystal or external 13 MHz clock
- Programmable clock speeds allow the peripheral bus to run at 18 MHz when the processor is set to 18 MHz and at 36 MHz when the processor is set to 36, 49 or 74 MHz

| Pin Mnemonic | Pin Description        |
|--------------|------------------------|
| MOSCIN       | Main Oscillator Input  |
| MOSCOUT      | Main Oscillator Output |
| VDDOSC       | Main Oscillator Power  |
| VSSOSC       | Main Oscillator Ground |

**Table M. PLL and Clocking Pin Assignments**

## DC-to-DC converter interface (PWM)

- Provides two 96 kHz clock outputs with programmable duty ratio (from 1-in-16 to 15-in-16) that can be used to drive a positive or negative DC to DC converter

| Pin Mnemonic | I/O | Pin Description    |
|--------------|-----|--------------------|
| DRIVE[1:0]   | I/O | PWM drive output   |
| FB[1:0]      | I   | PWM feedback input |

Table N. DC-to-DC Converter Interface Pin Assignments

## Timers

- Internal (RTC) timer
- Two internal 16-bit programmable hardware count-down timers

## General Purpose Input/Output (GPIO)

- Three 8-bit and one 3-bit GPIO ports
- Supports scanning keyboard matrix

| Pin Mnemonic                | I/O | Pin Description |
|-----------------------------|-----|-----------------|
| PA[7:0]                     | I/O | GPIO port A     |
| PB[7:0]                     | I/O | GPIO port B     |
| PD[0]/LEDFLSH (Note)        | I/O | GPIO port D     |
| PD[5:1]                     | I/O | GPIO port D     |
| PD[7:6]/SDQM[1:0] (Note)    | I/O | GPIO port D     |
| PE[1:0]/BOOTSEL[1:0] (Note) | I/O | GPIO port E     |
| PE[2]/CLKSEL (Note)         | I/O | GPIO port E     |

Table O. General Purpose Input/Output Pin Assignments

Note: Pins are multiplexed. See [Table S on page 11](#) for more information.

## Hardware debug Interface

- Full JTAG boundary scan and Embedded ICE<sup>®</sup> support

| Pin Mnemonic | I/O | Pin Description        |
|--------------|-----|------------------------|
| TCLK         | I   | JTAG clock             |
| TDI          | I   | JTAG data input        |
| TDO          | O   | JTAG data output       |
| nTRST        | I   | JTAG async reset input |
| TMS          | I   | JTAG mode select       |

Table P. Hardware Debug Interface Pin Assignments

## LED Flasher

A dedicated LED flasher module can be used to generate a low frequency signal on Port D pin 0 for the purpose of blinking an LED without CPU intervention. The LED flasher feature is ideal as a visual annunciator in battery powered applications, such as a voice mail indicator on a portable phone or an appointment reminder on a PDA.

- Software adjustable flash period and duty cycle
- Operates from 32 kHz RTC clock
- Will continue to flash in IDLE and STANDBY states
- 4 mA drive current

| Pin Mnemonic         | I/O | Pin Description    |
|----------------------|-----|--------------------|
| PD[0]/LEDFLSH (Note) | O   | LED flasher driver |

Table Q. LED Flasher Pin Assignments

Note: Pins are multiplexed. See [Table S on page 11](#) for more information.

## Internal Boot ROM

The internal 128 byte Boot ROM facilitates download of saved code to the on-board SRAM/FLASH.

## Packaging

The EP7311 is available in a 208-pin LQFP package, 256-ball PBGA package or a 204-ball TFBGA package.

## Pin Multiplexing

The following table shows the pin multiplexing of the MCP, SSI2 and the CODEC. The selection between SSI2 and the CODEC is controlled by the state of the SERSEL bit in SYSCON2. The choice between the SSI2, CODEC, and the MCP is controlled by the MCPSEL bit in SYSCON3 (see the EP73xx User's Manual for more information).

| Pin Mnemonic | I/O | MCP     | SSI2    | CODEC   |
|--------------|-----|---------|---------|---------|
| SSICLK       | I/O | SIBCLK  | SSICLK  | PCMCLK  |
| SSITXDA      | O   | SIBDOUT | SSITXDA | PCMOUT  |
| SSIRXDA      | I   | SIBDIN  | SSIRXDA | PCMIN   |
| SSITXFR      | I/O | SIBSYNC | SSITXFR | PCMSYNC |
| SSIRXFR      | I   | p/u     | SSIRXFR | p/u     |
| BUZ          | O   |         |         |         |

**Table R. MCP/SSI2/CODEC Pin Multiplexing**

The following table shows the pins that have been multiplexed in the EP7311.

| Signal   | Block                | Signal       | Block                |
|----------|----------------------|--------------|----------------------|
| nMOE     | Static Memory        | nSDCAS       | SDRAM                |
| nMWE     | Static Memory        | nSDWE        | SDRAM                |
| WRITE    | Static Memory        | nSDRAS       | SDRAM                |
| A[27:15] | Static Memory        | DRA[0:12]    | SDRAM                |
| A[14:13] | Static Memory        | DRA[13:14]   | SDRAM                |
| PD[7:6]  | GPIO                 | SDQM[1:0]    | SDRAM                |
| RUN      | System Configuration | CLKEN        | System Configuration |
| nMEDCHG  | Interrupt Controller | nBROM        | Boot ROM select      |
| PD[0]    | GPIO                 | LEDFLSH      | LED Flasher          |
| PE[1:0]  | GPIO                 | BOOTSEL[1:0] | System Configuration |
| PE[2]    | GPIO                 | CLKSEL       | System Configuration |

**Table S. Pin Multiplexing**



## System Design

As shown in system block diagram, simply adding desired memory and peripherals to the highly integrated EP7311

completes a low-power system solution. All necessary interface logic is integrated on-chip.




Figure 1. A Maximum EP7311 Based System

Note: A system can only use one of the following peripheral interfaces at any given time: SSI2, CODEC or MCP.

## ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings

|                                      |                                |
|--------------------------------------|--------------------------------|
| DC Core, PLL, and RTC Supply Voltage | 2.9 V                          |
| DC I/O Supply Voltage (Pad Ring)     | 3.6 V                          |
| DC Pad Input Current                 | ±10 mA/pin; ±100 mA cumulative |
| Storage Temperature, No Power        | -40°C to +125°C                |

### Recommended Operating Conditions

|                                      |   |
|--------------------------------------|---|
| DC core, PLL, and RTC Supply Voltage | 2.5 V ± 0.2 V   |
| DC I/O Supply Voltage (Pad Ring)     | 2.3 V - 3.5 V   |
| DC Input / Output Voltage            | O-I/O supply voltage  |
| Operating Temperature                | Extended -20°C to +70°C; Commercial 0°C to +70°C; Industrial -40°C to +85°C |

### DC Characteristics

All characteristics are specified at  $V_{DDCORE} = 2.5$  V,  $V_{DDIO} = 3.3$  V and  $V_{SS} = 0$  V over an operating temperature of 0°C to +70°C for all frequencies of operation. The current consumption figures have test conditions specified per parameter.”

| Symbol | Parameter  | Min                    | Typ | Max                    | Unit | Conditions                |
|--------|--|------------------------|-----|------------------------|------|---------------------------|
| VIH    | CMOS input high voltage                              | $0.65 \times V_{DDIO}$ | -   | $V_{DDIO} + 0.3$       | V    | $V_{DDIO} = 2.5$ V        |
| VIL    | CMOS input low voltage                               | $V_{SS} - 0.3$         | -   | $0.25 \times V_{DDIO}$ | V    | $V_{DDIO} = 2.5$ V        |
| VT+    | Schmitt trigger positive going threshold             | -                      | -   | 2.1                    | V    |                           |
| VT-    | Schmitt trigger negative going threshold             | 0.8                    | -   | -                      | V    |                           |
| Vhst   | Schmitt trigger hysteresis                           | 0.1                    | -   | 0.4                    | V    | VIL to VIH                |
| VOH    | CMOS output high voltage <sup>a</sup>                | $V_{DD} - 0.2$         | -   | -                      | V    | IOH = 0.1 mA              |
|        | Output drive 1 <sup>a</sup>                          | 2.5                    | -   | -                      | V    | IOH = 4 mA                |
|        | Output drive 2 <sup>a</sup>                          | 2.5                    | -   | -                      | V    | IOH = 12 mA               |
| VOL    | CMOS output low voltage <sup>a</sup>                 | -                      | -   | 0.3                    | V    | IOL = -0.1 mA             |
|        | Output drive 1 <sup>a</sup>                          | -                      | -   | 0.5                    | V    | IOL = -4 mA               |
|        | Output drive 2 <sup>a</sup>                          | -                      | -   | 0.5                    | V    | IOL = -12 mA              |
| IIN    | Input leakage current                                | -                      | -   | 1.0                    | µA   | $V_{IN} = V_{DD}$ or GND  |
| IOZ    | Bidirectional 3-state leakage current <sup>b c</sup> | 25                     | -   | 100                    | µA   | $V_{OUT} = V_{DD}$ or GND |
| CIN    | Input capacitance                                    | 8                      | -   | 10.0                   | pF   |                           |
| COUT   | Output capacitance                                   | 8                      | -   | 10.0                   | pF   |                           |

| Symbol                    | Parameter  | Min    | Typ      | Max         | Unit    | Conditions   |
|---------------------------|--|--------|----------|-------------|---------|--|
| CI/O                      | Transceiver capacitance  | 8      | -        | 10.0        | pF      |  |
| $IDD_{STANDBY}$<br>@ 25 C | Standby current consumption <sup>1</sup><br>Core, Osc, RTC @2.5 V<br>I/O @ 3.3 V | -<br>- | 77<br>41 | -<br>-      | $\mu$ A | Only nPOR, nPWRFAIL, nURESET, PE0, PE1, and RTS are driven, while all other float, $V_{IH} = V_{DD} \pm 0.1$ V, $V_{IL} = GND \pm 0.1$ V |
| $IDD_{STANDBY}$<br>@ 70 C | Standby current consumption <sup>1</sup><br>Core, Osc, RTC @2.5 V<br>I/O @ 3.3 V | -<br>- | -<br>-   | 570<br>111  | $\mu$ A | Only nPOR, nPWRFAIL, nURESET, PE0, PE1, and RTS are driven, while all other float, $V_{IH} = V_{DD} \pm 0.1$ V, $V_{IL} = GND \pm 0.1$ V |
| $IDD_{STANDBY}$<br>@ 85 C | Standby current consumption <sup>1</sup><br>Core, Osc, RTC @2.5 V<br>I/O @ 3.3 V | -<br>- | -<br>-   | 1693<br>163 | $\mu$ A | Only nPOR, nPWRFAIL, nURESET, PE0, PE1, and RTS are driven, while all other float, $V_{IH} = V_{DD} \pm 0.1$ V, $V_{IL} = GND \pm 0.1$ V |
| $IDD_{idle}$<br>at 74 MHz | Idle current consumption <sup>1</sup><br>Core, Osc, RTC @2.5 V<br>I/O @ 3.3 V    | -<br>- | 6<br>10  | -<br>-      | mA      | Both oscillators running, CPU static, Cache enabled, LCD disabled, $V_{IH} = V_{DD} \pm 0.1$ V, $V_{IL} = GND \pm 0.1$ V                 |
| $VDD_{STANDBY}$           | Standby supply voltage   | 2.0    | -        | -           | V       | Minimum standby voltage for state retention, internal SRAM cache, and RTC operation only   |


- Refer to the strength column in the pin assignment tables for all package types.
- Assumes buffer has no pull-up or pull-down resistors.
- The leakage value given assumes that the pin is configured as an input pin but is not currently being driven.

Note: 1) Total power consumption =  $IDD_{CORE} \times 2.5$  V +  $IDD_{IO} \times 3.3$  V  
 2) A typical design will provide 3.3 V to the I/O supply (i.e.,  $V_{DDIO}$ ), and 2.5 V to the remaining logic. This is to allow the I/O to be compatible with 3.3 V powered external logic (i.e., 3.3 V SDRAMs).  
 2) Pull-up current = 50  $\mu$ A typical at  $V_{DD} = 3.3$  V.

## Timings

### Timing Diagram Conventions

This data sheet contains timing diagrams. The following key explains the components used in these diagrams. Any variations are clearly labelled when they occur. Therefore, no additional meaning should be attached unless specifically stated.



**Figure 2. Legend for Timing Diagrams**

### Timing Conditions


Unless specified otherwise, the following conditions are true for all timing measurements. All characteristics are specified at  $V_{DDIO} = 3.1 - 3.5 \text{ V}$  and  $V_{SS} = 0 \text{ V}$  over an operating temperature of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Pin loadings is  $50 \text{ pF}$ . The timing values are referenced to  $1/2 V_{DD}$ .



## SDRAM Interface

Figure 3 through Figure 6 define the timings associated with all phases of the SDRAM. The following table contains the values for the timings of each of the SDRAM modes.

| Parameter                                       | Symbol     | Min | Typ | Max | Unit |
|---|------------|-----|-----|-----|------|
| SDCLK rising edge to SDCS assert delay time     | $t_{CSa}$  | 0   | 2   | 4   | ns   |
| SDCLK rising edge to SDCS deassert delay time   | $t_{CSd}$  | -3  | 2   | 10  | ns   |
| SDCLK rising edge to SDRAS assert delay time    | $t_{RAa}$  | 1   | 3   | 7   | ns   |
| SDCLK rising edge to SDRAS deassert delay time  | $t_{RA d}$ | -3  | 1   | 10  | ns   |
| SDCLK rising edge to SDRAS invalid delay time   | $t_{RAnv}$ | 2   | 4   | 7   | ns   |
| SDCLK rising edge to SDCAS assert delay time    | $t_{CAa}$  | -2  | 2   | 5   | ns   |
| SDCLK rising edge to SDCAS deassert delay time  | $t_{CA d}$ | -5  | 0   | 3   | ns   |
| SDCLK rising edge to ADDR transition time       | $t_{ADv}$  | -3  | 1   | 5   | ns   |
| SDCLK rising edge to ADDR invalid delay time    | $t_{ADx}$  | -2  | 2   | 5   | ns   |
| SDCLK rising edge to SDMWE assert delay time    | $t_{MWa}$  | -3  | 1   | 5   | ns   |
| SDCLK rising edge to SDMWE deassert delay time  | $t_{MWd}$  | -4  | 0   | 4   | ns   |
| DATA transition to SDCLK rising edge time       | $t_{DA s}$ | 2   | -   | -   | ns   |
| SDCLK rising edge to DATA transition hold time  | $t_{DA h}$ | 1   | -   | -   | ns   |
| SDCLK rising edge to DATA transition delay time | $t_{DA d}$ | 0   | -   | 15  | ns   |

**SDRAM Load Mode Register Cycle**

**Figure 3. SDRAM Load Mode Register Cycle Timing Measurement**

- Note:
1. Timings are shown with CAS latency = 2
  2. The SDCLK signal may be phase shifted relative to the rest of the SDRAM control and data signals due to uneven loading. Designers should take care to ensure that delays between SDRAM control and data signals are approximately equal

## SDRAM Burst Read Cycle





Figure 4. SDRAM Burst Read Cycle Timing Measurement

- Note:
1. Timings are shown with CAS latency = 2
  2. The SDCLK signal may be phase shifted relative to the rest of the SDRAM control and data signals due to uneven loading. Designers should take care to ensure that delays between SDRAM control and data signals are approximately equal.

**SDRAM Burst Write Cycle**

**Figure 5. SDRAM Burst Write Cycle Timing Measurement**

- Note:
1. Timings are shown with CAS latency = 2
  2. The SDCLK signal may be phase shifted relative to the rest of the SDRAM control and data signals due to uneven loading. Designers should take care to ensure that delays between SDRAM control and data signals are approximately equal



## SDRAM Refresh Cycle




Figure 6. SDRAM Refresh Cycle Timing Measurement

- Note:
1. Timings are shown with CAS latency = 2
  2. The SDCLK signal may be phase shifted relative to the rest of the SDRAM control and data signals due to uneven loading. Designers should take care to ensure that delays between SDRAM control and data signals are approximately equal

## Static Memory

Figure 7 through Figure 10 define the timings associated with all phases of the Static Memory. The following table contains the values for the timings of each of the Static Memory modes.

| Parameter   | Symbol     | Min | Typ | Max | Unit |
|---|------------|-----|-----|-----|------|
| EXPCLK rising edge to nCS assert delay time         | $t_{CSd}$  | 2   | 8   | 20  | ns   |
| EXPCLK falling edge to nCS deassert hold time       | $t_{CSh}$  | 2   | 7   | 20  | ns   |
| EXPCLK rising edge to A assert delay time           | $t_{Ad}$   | 4   | 9   | 16  | ns   |
| EXPCLK falling edge to A deassert hold time         | $t_{Ah}$   | 3   | 10  | 19  | ns   |
| EXPCLK rising edge to nMWE assert delay time        | $t_{MWd}$  | 3   | 6   | 10  | ns   |
| EXPCLK rising edge to nMWE deassert hold time       | $t_{MWh}$  | 3   | 6   | 10  | ns   |
| EXPCLK falling edge to nMOE assert delay time       | $t_{MOEd}$ | 3   | 7   | 10  | ns   |
| EXPCLK falling edge to nMOE deassert hold time      | $t_{MOEh}$ | 2   | 7   | 10  | ns   |
| EXPCLK falling edge to HALFWORD deassert delay time | $t_{HWd}$  | 2   | 8   | 20  | ns   |
| EXPCLK falling edge to WORD assert delay time       | $t_{WDd}$  | 2   | 8   | 16  | ns   |
| EXPCLK rising edge to data valid delay time         | $t_{Dv}$   | 8   | 13  | 21  | ns   |
| EXPCLK falling edge to data invalid delay time      | $t_{Dnv}$  | 6   | 15  | 30  | ns   |
| Data setup to EXPCLK falling edge time              | $t_{Ds}$   | -   | -   | 1   | ns   |
| EXPCLK falling edge to data hold time               | $t_{Dh}$   | -   | -   | 3   | ns   |
| EXPCLK rising edge to WRITE assert delay time       | $t_{WRd}$  | 5   | 11  | 23  | ns   |
| EXPREADY setup to EXPCLK falling edge time          | $t_{EXs}$  | -   | -   | 0   | ns   |
| EXPCLK falling edge to EXPREADY hold time           | $t_{EXh}$  | -   | -   | 0   | ns   |

### Static Memory Single Read Cycle





Figure 7. Static Memory Single Read Cycle Timing Measurement

Note: 1. The cycle time can be extended by integer multiples of the clock period (22 ns at 45 MHz, 27 ns at 36 MHz, 54 ns at 18.432 MHz, and 77 ns at 13 MHz), by either driving EXPRDY low and/or by programming a number of wait states. EXPRDY is sampled on the falling edge of EXPCLK before the data transfer. If low at this point, the transfer is delayed by one clock period where EXPRDY is sampled again. EXPCLK need not be referenced when driving EXPRDY, but is shown for clarity.  
2. Address, Halfword, Word, and Write hold state until next cycle.

**Static Memory Single Write Cycle**

**Figure 8. Static Memory Single Write Cycle Timing Measurement**

- Note:
1. The cycle time can be extended by integer multiples of the clock period (22 ns at 45 MHz, 27 ns at 36 MHz, 54 ns at 18.432 MHz, and 77 ns at 13 MHz), by either driving EXPRDY low and/or by programming a number of wait states. EXPRDY is sampled on the falling edge of EXPCLK before the data transfer. If low at this point, the transfer is delayed by one clock period where EXPRDY is sampled again. EXPCLK need not be referenced when driving EXPRDY, but is shown for clarity.
  2. Zero wait states for sequential writes is not permitted for memory devices which use nMWE pin, as this cannot be driven with valid timing under zero wait state conditions.
  3. Address, Data, Halfword, Word, and Write hold state until next cycle.

## Static Memory Burst Read Cycle





Figure 9. Static Memory Burst Read Cycle Timing Measurement

- Note:
1. Four cycles are shown in the above diagram (minimum wait states, 1-0-0-0). This is the maximum number of consecutive cycles that can be driven. The number of consecutive cycles can be programmed from 2 to 4, inclusively.
  2. The cycle time can be extended by integer multiples of the clock period (22 ns at 45 MHz, 27 ns at 36 MHz, 54 ns at 18.432 MHz, and 77 ns at 13 MHz), by either driving EXPRDY low and/or by programming a number of wait states. EXPRDY is sampled on the falling edge of EXPCLK before the data transfer. If low at this point, the transfer is delayed by one clock period where EXPRDY is sampled again. EXPCLK need not be referenced when driving EXPRDY, but is shown for clarity.
  3. Consecutive reads with sequential access enabled are identical except that the sequential access wait state field is used to determine the number of wait states, and no idle cycles are inserted between successive non-sequential ROM/expansion cycles. This improves performance so the SQAEN bit should always be set where possible.
  4. Address, Halfword, Word, and Write hold state until next cycle.

**Static Memory Burst Write Cycle**

**Figure 10. Static Memory Burst Write Cycle Timing Measurement**

- Note:
1. Four cycles are shown in the above diagram (minimum wait states, 1-1-1-1). This is the maximum number of consecutive cycles that can be driven. The number of consecutive cycles can be programmed from 2 to 4, inclusively.
  2. The cycle time can be extended by integer multiples of the clock period (22 ns at 45 MHz, 27 ns at 36 MHz, 54 ns at 18.432 MHz, and 77 ns at 13 MHz), by either driving EXPRDY low and/or by programming a number of wait states. EXPRDY is sampled on the falling edge of EXPCLK before the data transfer. If low at this point, the transfer is delayed by one clock period where EXPRDY is sampled again. EXPCLK need not be referenced when driving EXPRDY, but is shown for clarity.
  3. Zero wait states for sequential writes is not permitted for memory devices which use nMWE pin, as this cannot be driven with valid timing under zero wait state conditions.
  4. Address, Data, Halfword, Word, and Write hold state until next cycle.