Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

EPC2007 – Enhancement Mode Power Transistor

V_{DSS} , 100 V
$R_{DS(ON)}$, 30 mΩ
I_D , 6 A

NEW PRODUCT



EFFICIENT POWER CONVERSION

RoHS Halogen-Free

Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(ON)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR}. The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.



EPC2007 eGaN® FETs are supplied only in passivated die form with solder bumps

Applications
- High Speed DC-DC conversion
- Class D Audio
- Hard Switched and High Frequency Circuits

Benefits
- Ultra High Efficiency
- Ultra Low $R_{DS(on)}$
- Ultra low Q_G
- Ultra small footprint

Maximum Ratings			
V_{DS}	Drain-to-Source Voltage (Continuous)	100	V
	Drain-to-Source Voltage (up to 10,000 5ms pulses at 125° C)	120	V
I_D	Continuous (T_A = 25˚C, θ_{JA} = 40)	6	A
	Pulsed (25˚C, Tpulse = 300 µs)	25	
V_{GS}	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-5	
T_J	Operating Temperature	-40 to 125	˚C
T_{STG}	Storage Temperature	-40 to 150	

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Characteristics (T_J= 25˚C unless otherwise stated)						
BV_{DSS}	Drain-to-Source Voltage	V_{GS} = 0 V, I_D = 75 µA	100			V
I_{DSS}	Drain Source Leakage	V_{DS} = 80 V, V_{GS} = 0 V		20	60	µA
I_{GSS}	Gate-Source Forward Leakage	V_{GS} = 5 V		0.25	2	mA
	Gate-Source Reverse Leakage	V_{GS} = -5 V		0.1	0.5	
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 1.2 mA	0.7	1.4	2.5	V
$R_{DS(ON)}$	Drain-Source On Resistance	V_{GS} = 5 V, I_D = 6 A		24	30	mΩ
Source-Drain Characteristics (T_J= 25˚C unless otherwise stated)						
V_{SD}	Source-Drain Forward Voltage	I_S = 0.5 A, V_{GS} = 0 V, T = 25˚C		1.77		V
		I_S = 0.5 A, V_{GS} = 0 V, T = 125˚C		1.82		

All measurements were done with substrate shorted to source.

Thermal Characteristics			
		TYP	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	6.9	˚C/W
$R_{\theta JB}$	Thermal Resistance, Junction to Board	32	˚C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	80	˚C/W

Note 1: $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.
See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Dynamic Characteristics (T_J= 25˚C unless otherwise stated)						
C_{ISS}	Input Capacitance	V_{DS} = 50 V, V_{GS} = 0 V		205	240	pF
C_{OSS}	Output Capacitance			118	140	
C_{RSS}	Reverse Transfer Capacitance			6.6	8.2	
Q_G	Total Gate Charge (V_{GS} = 5 V)	V_{DS} = 50 V, I_D = 6 A		2.1	2.8	nC
Q_{GD}	Gate-to-drain Charge			0.61	1.2	
Q_{GS}	Gate-to Source Charge			0.52	0.70	
Q_{OSS}	Output Charge	V_{DS} = 50 V, V_{GS} = 0 V		10.2	15.3	
Q_{RR}	Source-Drain Recovery Charge			0		

All measurements were done with substrate shorted to source.

Figure 1: Typical Output Characteristics



Figure 2: Transfer Characteristics



Figure 3: $R_{DS(ON)}$ vs. V_{GS} for Various Current



Figure 4: $R_{DS(ON)}$ vs. V_{GS} for Various Temperature



Figure 5: Capacitance



Figure 6: Gate Charge



Figure 7: Reverse Drain-Source Characteristics



Figure 8: Normalized On Resistance vs. Temperature



Figure 9: Normalized Threshold Voltage vs. Temperature



Figure 10: Gate Current



All measurements were done with substrate shortened to source.

Figure 11: Transient Thermal Response Curves





Figure 12: Safe Operating Area



TAPE AND REEL CONFIGURATION

4mm pitch, 8mm wide tape on 7" reel



	EPC2007 (note 1)		
Dimension (mm)	target	min	max
a	8.00	7.90	8.30
b	1.75	1.65	1.85
c (see note)	3.50	3.45	3.55
d	4.00	3.90	4.10
e	4.00	3.90	4.10
f (see note)	2.00	1.95	2.05
g	1.5	1.5	1.6

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.
Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE MARKINGS



Part Number	Laser Markings		
	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3
EPC2007	2007	YYYY	ZZZZ

DIE OUTLINE

Solder Bar View



DIM	MICROMETERS		
	MIN	Nominal	MAX
A	1672	1702	1732
B	1057	1087	1117
c	834	837	840
d	327	330	333
e	235	250	265
f	195	200	205
g	400	400	400

Side View



RECOMMENDED LAND PATTERN
(measurements in µm)

The land pattern is solder mask defined
Solder mask is 10um smaller per side than bump



Pad no. 1 is Gate
Pad no. 2 is Substrate
Pad no. 3 and 5 are Drain
Pad no. 4 is Source