

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







EPC2014 – Enhancement Mode Power Transistor

 V_{DSS} , 40 V $R_{DS(ON)}$, 16 m Ω

NEW PRODUC










Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(ON)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.





EPC2014 eGaN® FETs are supplied only in passivated die form with solder bumps

Applications

- High Speed DC-DC conversion
- · Class D Audio
- Hard Switched and High Frequency Circuits

Benefits

- · Ultra High Efficiency
- Ultra Low R_{DS(on)}
- Ultra low $Q_{\scriptscriptstyle G}$
- · Ultra small footprint

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Static Character	Static Characteristics (T _J = 25°C unless otherwise stated)						
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 125 \mu\text{A}$	40			V	
I _{DSS}	Drain Source Leakage	$V_{DS} = 32 \text{ V}, V_{GS} = 0 \text{ V}$		50	100	μΑ	
	Gate-Source Forward Leakage	$V_{GS} = 5 V$		0.4	2	mA	
I _{GSS}	Gate-Source Reverse Leakage	$V_{GS} = -5 \text{ V}$		0.1	0.5		
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 2 \text{ mA}$	0.7	1.4	2.5	V	
R _{DS(ON)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, I_{D} = 5 \text{ A}$		12	16	mΩ	
Source-Drain Characteristics (T _J = 25°C unless otherwise stated)							
V_{SD}	Course Drain Forward Voltage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}, T = 25^{\circ}\text{C}$		1.3		V	
	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}, T = 125 ^{\circ}\text{C}$		1.4		V	

All measurements were done with substrate shorted to source.

Thermal Characteristics				
		TYP		
$R_{ heta JC}$	Thermal Resistance, Junction to Case	6.9	°C/W	
$R_{\theta JB}$	Thermal Resistance, Junction to Board	32	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	80	°C/W	

Note 1: R_{UA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

Dynamic Characteristics (T _J = 25°C unless otherwise stated)						
C _{ISS}	Input Capacitance			300	325	
C _{oss}	Output Capacitance	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$		150	170	pF
C _{RSS}	Reverse Transfer Capacitance			10.2	12.5	
Q_{G}	Total Gate Charge			2.48	2.8	
Q_{GD}	Gate to Drain Charge	$V_{DS} = 20 \text{ V}, I_{D} = 10 \text{ A}$		0.48	0.6	
Q_{GS}	Gate to Source Charge			0.67	0.8	nC
Qoss	Output Charge	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$		4.8	6	
Q_{RR}	Source-Drain Recovery Charge			0		

All measurements were done with substrate shorted to source.

Figure 1: Typical Output Characteristics




Figure 2: Transfer Characteristics




Figure 3: $R_{DS(ON)}$ vs. V_{GS} for Various Drain Current









Figure 4: R_{DS(ON)} vs. V_{GS} for Various Temperatures


















All measurements were done with substrate shortened to source.


Figure 11: Transient Thermal Response Curves




Normalized Maximum Transient Thermal Impedance Duty Factors: Z_{Ð.C.} Normalized Thermal Impedance 0.5 0.2 0.1 0.05 0.02 0.01 0.01 Notes: Duty Factor: $D = t_1/t_2$ Single Pulse $Peak T_J = P_{DM} x Z_{\theta JC} x R_{\theta JC} + T_C$ 0.001 10-6 10-5 10-4 10-3 10-2 10-1

t_p, Rectangular Pulse Duration, seconds

Figure 12: Safe Operating Area



TAPE AND REEL CONFIGURATION




	EPC2	EPC2014 (note 1)		
Dimension (mm)	target	min	max	
a	8.00	7.90	8.30	
b	1.75	1.65	1.85	
c (see note)	3.50	3.45	3.55	
d	4.00	3.90	4.10	
e	4.00	3.90	4.10	
f (see note)	2.00	1.95	2.05	
g	1.5	1.5	1.6	

Die is placed into pocket solder bar side down (face side down)

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.


Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.



Dart		Laser Markings	
Part Number	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3
EPC2014	2014	YYYY	ZZZZ




Solder Bar View



DIM	MICROMETERS			
DIM	MIN	Nominal	MAX	
A	1672	1702	1732	
В	1057	1087	1117	
c	834	837	840	
d	327	330	333	
e	235	250	265	
f	195	200	205	
g	400	400	400	


Side View




RECOMMENDED LAND PATTERN

(measurements in µm)

The land pattern is solder mask defined
Solder mask is 10um smaller per side than bump





Pad no. 1 is Gate
Pad no. 2 is Substrate
Pad no. 3 and 5 are Drain

Pad no. 4 is Source

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN* is a registered trademark of Efficient Power Conversion Corporation. U.S. Patents 8,350,294;8,404,508;8,431,960;8,436,398

Information subject to change without notice. revised July, 2013