

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







EPC2014C – Enhancement Mode Power Transistor

 V_{DSS} , 40 V $R_{\text{DS(on)}}$, $\,16\,\text{m}\Omega$ I_D, 10 A










Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low R_{DS(on)}, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.





EPC2014C eGaN® FETs are supplied only in passivated die form with solder bumps

Applications

- High Speed DC-DC conversion
- · Class-D Audio
- · High Frequency Hard-Switching and **Soft-Switching Circuits**

Benefits

- · Ultra High Efficiency
- Ultra Low R_{DS(on)}
- Ultra low Q₆
- · Ultra small footprint

www.epc-co.com/epc/Products/eGaNFETs/EPC2014C.aspx

Static Characteristics (T _J = 25°C unless otherwise stated)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 125 \mu\text{A}$	40			V
I _{DSS}	Drain Source Leakage	$V_{DS} = 32 \text{ V}, V_{GS} = 0 \text{ V}$		50	100	μΑ
	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V}$		0.4	2	mA
I _{GSS}	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		50	100	μΑ
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 2 \text{ mA}$	0.8	1.4	2.5	V
R _{DS(on)}	$R_{DS(on)}$ Drain-Source On Resistance $V_{GS} = 5 \text{ V}, I_D = 10 \text{ A}$ 12		12	16	m $Ω$	
Source-Drain Characteristics (T _J = 25°C unless otherwise stated)						
V_{SD}	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.8		V

All measurements were done with substrate shorted to source.

Thermal Characteristics				
		TYP	UNIT	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	3.6	°C/W	
$R_{\theta JB}$	Thermal Resistance, Junction to Board	9.3	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	80	°C/W	

Note 1: R_{01A} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

Dynamic Characteristics (T _J = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{ISS}	Input Capacitance			220	300	
C _{oss}	Output Capacitance	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$		150	210	рF
C _{RSS}	Reverse Transfer Capacitance			6.5	9.5	
R_{G}	Gate Resistance			0.4		Ω
Q_{G}	Total Gate Charge	$V_{DS} = 20 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 10 \text{ A}$		2	2.5	
Q_{GS}	Gate-to-Source Charge			0.7		
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 20 \text{ V}, I_{D} = 10 \text{ A}$		0.3	0.5	nC
$Q_{G(TH)}$	Gate Charge at Threshold			0.5		IIC
Qoss	Output Charge	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$		4	6	
Q_{RR}	Source-Drain Recovery Charge			0		

All measurements were done with substrate shorted to source.

Figure 1: Typical Output Characteristics




Figure 2: Transfer Characteristics




Figure 3: $R_{DS(on)}$ vs. V_{GS} for Various Drain Currents









Figure 4: R_{DS(on)} vs. V_{GS} for Various Temperatures















All measurements were done with substrate shortened to source.



PAGE 3





Figure 11: Transient Thermal Response Curves








Figure 12: Safe Operating Area



TAPE AND REEL CONFIGURATION



	EPC2014C (note 1)			
Dimension (mm)	target	min	max	
а	8.00	7.90	8.30	
b	1.75	1.65	1.85	
c (see note)	3.50	3.45	3.55	
d	4.00	3.90	4.10	
е	4.00	3.90	4.10	
f (see note)	2.00	1.95	2.05	
g	1.5	1.5	1.6	

Die is placed into pocket solder bar side down (face side down)

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE MARKINGS 2014 YYYY Die orientation dot


Gate Pad bump is under this corner

Part	Laser Markings			
Number	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3	
EPC2014C	2014	YYYY	ZZZZ	

ZZZZ


DIE OUTLINE

Solder Bar View



DIM	MICROMETERS				
DIM	MIN	Nominal	MAX		
Α	1672	1702	1732		
В	1057	1087	1117		
c	834	837	840		
d	327	330	333		
e	235	250	265		
f	195	200	205		
g	400	400	400		


Side View




RECOMMENDED LAND PATTERN

(measurements in μ m)

The land pattern is solder mask defined
Solder mask is 10um smaller per side than bump





Pad no. 1 is Gate

Pad no. 2 is Substrate

Pad no. 3 and 5 are Drain

Pad no. 4 is Source

 $For assembly \ recommendations \ please \ visit \ http://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx$

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

 $e GaN^{\text{@}} \ is \ a \ registered \ trademark \ of \ Efficient \ Power \ Conversion \ Corporation.$

Information subject to change without notice. revised September, 2015