

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China








EPC2020 – Enhancement Mode Power Transistor

 \overline{V}_{DSS} , $60 \, V$ $R_{DS(on)}$, $2.2\,\mathrm{m}\Omega$ $\overline{\mathsf{I}_{\mathsf{D}}}$, 90 A









Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 60 years. GaN's exceptionally $high\ electron\ mobility\ and\ low\ temperature\ coefficient\ allows\ very\ low\ R_{DS(on)},\ while\ its\ lateral\ device$ structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings				
V _{DS}	Drain-to-Source Voltage (Continuous)	60 V		
• 03	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	72	·	
I _D	Continuous ($T_A = 25^{\circ}C$, $R_{0JA} = 7^{\circ}C/W$)	90	۸	
ID ID	Pulsed (25°C, T _{PULSE} = 300 μs)	470	Α	
V _{GS}	Gate-to-Source Voltage	6	V	
V GS	Gate-to-Source Voltage	-4	V	
Tj	Operating Temperature	-40 to 150) to 150	
T _{STG}	Storage Temperature	-40 to 150	C	



EPC2020 eGaN® FETs are supplied only in passivated die form with solder bumps. Die Size: 6.05 mm x 2.3 mm

- High Speed DC-DC Conversion
- · Motor Drive
- Industrial Automation
- · Synchronous Rectification
- · Inrush Protection
- · Class-D Audio

www.epc-co.com/epc/Products/eGaNFETs/EPC2020.aspx

	Static Characteristics (T _J = 25°C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS MIN		ТҮР	MAX	UNIT
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, I_D = 1.1 \text{ mA}$	60			V
I _{DSS}	Drain Source Leakage	$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$		0.1	0.8	mA
,	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V}$		1	9	mA
I _{GSS}	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.1	0.8	mA
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 16 \text{ mA}$	0.8	1.4	2.5	V
R _{DS(on)}	Drain-to-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 31 \text{ A}$		1.5	2.2	mΩ
V_{SD}	Source-to-Drain Forward Voltage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.6		V

All measurements were done with substrate shorted to source.

Thermal Characteristics				
		TYP	UNIT	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.4	°C/W	
$R_{\theta JB}$	Thermal Resistance, Junction to Board	1.1	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	42	°C/W	

Note 1: $R_{\text{\tiny BJA}}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. $See \ http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for \ details.$

Dynamic Characteristics (T _J = 25°C unless otherwise stated)						
PARAMETER		TEST CONDITIONS MIN		ТҮР	MAX	UNIT
C _{ISS}	Input Capacitance			1780	2140	
C _{RSS}	Reverse Transfer Capacitance	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$		24		
C _{oss}	Output Capacitance			1020	1530	pF
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	$V_{DS} = 0$ to 30 V, $V_{GS} = 0$ V		1410		рі
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)	V _{DS} = 0 to 30 V, V _{GS} = 0 V		1660		
R_{G}	Gate Resistance			0.3		Ω
Q_{G}	Total Gate Charge	$V_{DS} = 30 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 31 \text{ A}$		16	20	
Q _{GS}	Gate-to-Source Charge			3.9		
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 30 \text{ V}, I_{D} = 31 \text{ A}$		2.3		nC
Q _{G(TH)}	Gate Charge at Threshold			2.8		IIC
Qoss	Output Charge	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$		50	75	
Q_{RR}	Source-to-Drain Recovery Charge			0		

Note 2: $C_{OSS(RN)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BVDSS. Note 3: $C_{OSS(RN)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BVDSS.

Figure 1: Typical Output Characteristics at 25°C




Figure 3: $R_{DS(on)}$ vs. V_{GS} for Various Drain Currents




Figure 2: Transfer Characteristics





Figure 4: R_{DS(on)} vs. V_{GS} for Various Temperatures



EPC – EFFICIENT POWER CONVERSION CORPORATION | <u>WWW.EPC-CO.COM</u> | COPYRIGHT 2016

Figure 5a: Capacitance (Linear Scale)




Figure 5b: Capacitance (Log Scale)




Figure 6: Gate Charge




Figure 7: Reverse Drain-Source Characteristics




Figure 8: Normalized On-State Resistance vs. Temperature






Figure 9: Normalized Threshold Voltage vs. Temperature



All measurements were done with substrate shortened to source









Figure 12: Transient Thermal Response Curves





TAPE AND REEL CONFIGURATION




	EPC2020 (note 1)		
Dimension (mm)	target	min	max
а	12.00	11.70	12.30
b	1.75	1.65	1.85
c (see note)	5.50	5.45	5.55
d	4.00	3.90	4.10
е	4.00	3.90	4.10
f (see note)	2.00	1.95	2.05
g	1.50	1.50	1.60

Die is placed into pocket solder bar side down (face side down)

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE MARKINGS




Part		Laser Marking	
Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC2020	2020	YYYY	ZZZZ

DIE OUTLINE

Side View

Solder Bump View



	Micrometers			
DIM	MIN	Nominal	MAX	
Α	6020	6050	6080	
В	2270	2300	2330	
c	2047	2050	2053	
d	717	720	723	
е	210	225	240	
f	195	200	205	
g	400	400	400	

Pad 1 is Gate

Pads 2,5,6,9,10,13,14,17,18,21,22,

25,26,29 are Source


Pads 3,4,7,8,11,12,15,16,19,20,23,

24,27,28 are Drain

Pad 30 is Substrate

RECOMMENDED LAND PATTERN


(units in µm)



Land pattern is solder mask defined Solder mask opening is 180 µm It is recommended to have on-Cu trace PCB vias

RECOMMENDED STENCIL DRAWING

(units in µm)



Recommended stencil should be 4 mil (100 $\mu m)$ thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 3 solder, reference 88.5% metals content.

Additional assembly resources available at http://epc-co.com/epc/DesignSupport/ AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN° is a registered trademark of Efficient Power Conversion Corporation.

U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398; 8,785,974; 8,890,168; 8,969,918; 8,853,749; 8,823,012

Information subject to change without notice.
Revised April, 2016