# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



#### eGaN® FET DATASHEET

## EPC2022 – Enhancement Mode Power Transistor

V<sub>DSS</sub> , 100 V R<sub>DS(on)</sub> , 3.2 mΩ I<sub>D</sub> , 90 A

Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 60 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low  $R_{DS(on)}$ , while its lateral device structure and majority carrier diode provide exceptionally low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings				
V <sub>DS</sub>	Drain-to-Source Voltage (Continuous)	100	V	
	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	120		
ID	Continuous ( $T_A = 25^{\circ}C$ , $R_{_{\theta JA}} = 2.5^{\circ}C/W$ )	90		
	Pulsed (25°C, T <sub>PULSE</sub> = 300 μs)	390	A	
V <sub>GS</sub>	Gate-to-Source Voltage	6		
	Gate-to-Source Voltage	-4	V	
Tj	Operating Temperature -40 to 150		°C	
T <sub>STG</sub>	Storage Temperature	-40 to 150		

# 

**EFFICIENT POWER CONVERSION** 

RoHS M

EPC2022

(HAL) Halogen-Free

EPC2022 eGaN® FETs are supplied only in passivated die form with solder bumps. Die Size: 6.05 mm x 2.3 mm

- High Speed DC-DC Conversion
- Motor Drive
- Industrial Automation
- Synchronous Rectification
- Inrush Protection
- Class-D Audio

#### www.epc-co.com/epc/Products/eGaNFETs/EPC2022.aspx

	Static Characteristics (T <sub>J</sub> = 25°C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
BV <sub>DSS</sub>	Drain-to-Source Voltage	$V_{GS} = 0 V, I_{D} = 0.9 mA$	100			V
I <sub>DSS</sub>	Drain Source Leakage	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$		0.1	0.7	mA
I	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		1	9	mA
GSS	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.1	0.7	mA
$V_{\text{GS(TH)}}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 13 \text{ mA}$	0.8	1.4	2.5	V
$R_{\text{DS(on)}}$	Drain-to-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 25 \text{ A}$		2.4	3.2	mΩ
$V_{\text{SD}}$	Source-to-Drain Forward Voltage	$I_{S} = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.8		V

All measurements were done with substrate shorted to source.

Thermal Characteristics				
		ТҮР	UNIT	
R <sub>θJC</sub>	Thermal Resistance, Junction to Case	0.4	°C/W	
R <sub>θJB</sub>	Thermal Resistance, Junction to Board	1.1	°C/W	
R <sub>0JA</sub>	Thermal Resistance, Junction to Ambient (Note 1)	42	°C/W	


Note 1: R<sub>UA</sub> is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote\_Thermal\_Performance\_of\_eGaN\_FETs.pdf for details.

EPC – EFFICIENT POWER CONVERSION CORPORATION | WWW.EPC-CO.COM | COPYRIGHT 2016


1

<b>Dynamic Characteristics</b> ( $T_J = 25^{\circ}C$ unless otherwise stated)						-
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
C <sub>ISS</sub>	Input Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		1400	1680	
C <sub>RSS</sub>	Reverse Transfer Capacitance			7		
Coss	Output Capacitance			840	1260	
C <sub>OSS(ER)</sub>	Effective Output Capacitance, Enegy Related (Note 2)	$V_{DS} = 0$ to 50 V, $V_{GS} = 0$ V		1090		ь рF
C <sub>OSS(TR)</sub>	Effective Output Capacitance, Time Related (Note 3)			1410		
R <sub>G</sub>	Gate Resistance			0.3		Ω
Q <sub>G</sub>	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 25 \text{ A}$		13	16	
Q <sub>GS</sub>	Gate-to-Source Charge	$V_{DS} = 50 \text{ V}, I_D = 25 \text{ A}$		3.4		1
$Q_{\text{GD}}$	Gate-to-Drain Charge			2.4		
$Q_{G(TH)}$	Gate Charge at Threshold			2.1		nC
Q <sub>oss</sub>	Output Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		71	107	
Q <sub>RR</sub>	Source-to-Drain Recovery Charge			0		

Note 2:  $C_{OSSURP}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>. Note 3:  $C_{OSSURP}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>.







**Figure 2: Transfer Characteristics** 







Figure 4: R<sub>DS(on)</sub> vs. V<sub>GS</sub> for Various Temperatures




WWW.EPC-CO.COM COPYRIGHT 2016





All measurements were done with substrate shortened to source.



#### Figure 12: Transient Thermal Response Curves








Side View

#### EPC2022



 Pads 2,3,0,9,10,13,14,17,18,21,22,

 25,26,29 are Source


 Pads 3,4,7,8,11,12,15,16,19,20,23,

 24,27,28 are Drain

 SEATING PLANE


5

### RECOMMENDED



Land pattern is solder mask defined Solder mask opening is 180 µm It is recommended to have on-Cu trace PCB vias

#### RECOMMENDED STENCIL DRAWING



Recommended stencil should be 4 mil (100  $\mu$ m) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 3 solder, reference 88.5% metals content.

Additional assembly resources available at http://epc-co.com/epc/DesignSupport/ AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN<sup>®</sup> is a registered trademark of Efficient Power Conversion Corporation. U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398; 8,785,974; 8,890,168; 8,969,918; 8,853,749; 8,823,012 Information subject to change without notice. Revised July, 2016