imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China






Status: Engineering

- Features:
- V_{DS}, 40 V
- Maximum $R_{DS(on)}$, 2.4 m Ω
- I_D, 31 A
- Pb-Free (RoHS Compliant), Halogen Free

Applications:

- High Frequency DC-DC Conversion
- Motor Drive
- Industrial Automation
- Synchronous Rectification
- Inrush Protection
- Point-of-Load (POL) Converters

MAXIMUM RATINGS



EPC2030 eGaN[®] FETs are supplied only in passivated die form with solder balls

Die Size: 2.6 mm x 4.6 mm

Paran	neter	Value
V _{DS}	Maximum Drain – Source Voltage	40 V
V _{GS}	Gate – Source Maximum Voltage Range	-4 V < V _{GS} < 6 V
ID	Continuous Drain Current, (T_A = 25 °C, $R_{\theta JA}$ = 30 °C/W)	31 A
	Maximum Pulsed Drain Current, 25 °C, T _{pulse} = 300 μs	495 A
τ	Optimum Temperature Range	-40 °C < T」 < 150 °C

STATIC CHARACTERISTICS

Parameter		Conditions	Value
I _{DSS}	Maximum Drain – Source Leakage	$V_{DS} = 32 V, V_{GS} = 0 V$	0.9 mA
D	Maximum Drain-Source On Resistance	V_{GS} = 5 V, I _D = 30 A	2.4 mΩ
R _{DS(on)}	Typical Drain-Source On Resistance	V_{GS} = 5 V, I _D = 30 A	1.8 mΩ
$V_{GS(th)}$	Gate – Source Threshold Voltage	V_{DS} = V_{GS} , I_D = 16 mA	$0.8 \text{ V} < \text{V}_{GS(TH)} < 2.5 \text{ V}$
I _{GSS}	Gate – Source Maximum Positive Leakage	V _{GS} = 5 V	9 mA
	Gate – Source Maximum Negative Leakage	$V_{GS} = -4 V$	-0.9 mA

T_J = 25 °C unless otherwise stated

Specifications are with Substrate shorted to Source



DYNAMIC CHARACTERISTICS

Parameter		Conditions	Typical Value	
Ciss	Input Capacitance		1900 pF	
Coss	Output Capacitance	V _{DS} = 20 V, V _{GS} = 0 V	1500 pF	
C _{RSS}	Reverse Transfer Capacitance		70 pF	
R_{G}	Gate Resistance		0.4 Ω	
\mathbf{Q}_{G}	Total Gate Charge	V _{DS} = 20 V, I _D = 30 A, V _{GS} = 5 V	18 nC	
Q _{GS}	Gate to Source Charge		5.2 nC	
\mathbf{Q}_{GD}	Gate to Drain Charge	V _{DS} = 20 V, I _D = 30 A	3.4 nC	
$Q_{G(th)}$	Gate Charge at Threshold		3.5 nC	
Qoss	Output Charge	V _{DS} = 20 V, V _{GS} = 0 V	41 nC	
\mathbf{Q}_{RR}	Source-Drain Recovery Charge		0	

 $T_J = 25$ °C unless otherwise stated

Specifications are with Substrate shorted to Source

THERMAL CHARACTERISTICS

		ТҮР	
R _{θJC}	Thermal Resistance, Junction to Case	0.45	°C/W
R _{θJB}	Thermal Resistance, Junction to Board	3.9	°C/W
R _{θJA}	Thermal Resistance, Junction to Ambient (Note 1)	45	°C/W

Note 1: R_{0JA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details








Figure 3: R_{DS(on)} vs. V_{GS} for Various Drain Currents









Subject to Change without Notice

COPYRIGHT 2015











Figure 5b: Capacitance (Log Scale)








Figure 8: Normalized On Resistance vs. Temperature




Figure 10: Gate Current







Figure 7: Reverse Drain-Source Characteristics









All measurements were done with substrate shorted to source





Figure 11: Transient Thermal Response Curves













Notes: Duty Factor $= t_p/T$ Peak $T_J = P_{DM} x Z_{\theta JC} x R_{\theta JC} + T_C$







DIE MARKINGS




	Laser Marking		
Part Number	Part # Marking	Lot_Date Code	Lot_Date Code
	Line 1	Marking Line 2	Marking Line 3
EPC2030ENGR	20XX	YYYY	ZZZZ

DIE OUTLINE

Solder Bar View

All measurements in micrometers (µm)




DIM	MICROMETERS		
DIN	MIN	Nominal	MAX
Α	4570	4600	4630
В	2570	2600	2630
С	1000	1000	1000
d	500	500	500
е	285	300	315
f	332	369	406

Pads 1 and 2 are Gate;


Pads 5, 6, 7, 8, 9, 15, 16, 17, 18, 19 are Drain; Pads 3, 4, 10, 11, 13, 14, 20, 21, 22, 23, 24 are Source; Pad 12 is Substrate.

Side View





RECOMMENDED LAND PATTERN (Units in μ m)



Pads 1 and 2 are Gate; Pads 5, 6, 7, 8, 9, 15, 16, 17, 18, 19 are Drain; Pads 3, 4, 10, 11, 13, 14, 20, 21, 22, 23, 24 are Source; Pad 12 is Substrate.

Land pattern is solder mask defined


Solder mask opening is 350 µm

It is recommended to have on-Cu trace PCB vias

It is recommended to connect the substrate pin to source pin on the PCB in most high frequency switching applications

RECOMMENDED STENCIL

(Units in µm)



Recommended stencil should be 4mil (100 µm) thick, must be laser cut, openings per drawing.

For assembly recommendations please visit www.epc-co.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein. Engineering devices, designated with an ENG* suffix at point of purchase, are first article products that EPC is preparing for production release. Specifications may change on final production release of the device. If you have questions please <u>contact us</u>. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of other.

eGaN[®] is a registered trademark of Efficient Power Conversion Corporation.

U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398; 8,785,974; 8,890,168; 8,969,918; 8,853,749; 8,823,012

Revised December, 2015