

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







eGaN® FET DATASHEET EPC2039


EPC2039 – Enhancement Mode Power Transistor

 \overline{V}_{DSS} , 80 V $R_{\text{DS(on)}}$, 25 m Ω I_D, 6.8 A










Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 60 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low R_{DS(on)}, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.





EPC2039 eGaN® FETs are supplied only in passivated die form with solder bumps Die Size: 1.35 mm x 1.35 mm

Applications

- High Speed DC-DC conversion
- Wireless Power Transfer
- LiDAR/Pulsed Power Applications

Benefits

- Ultra High Efficiency
- Ultra Low R_{DS(on)}
- Ultra low Q₆
- · Ultra small footprint

www.epc-co.com/epc/Products/eGaNFETs/EPC2039.aspx

Static Characteristics (T _j = 25°C unless otherwise stated)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 300 \mu\text{A}$	80			V
I _{DSS}	Drain Source Leakage	$V_{DS} = 64 \text{ V}, V_{GS} = 0 \text{ V}$		20	250	μΑ
1	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V}$		0.2	2	mA
I _{GSS}	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		20	250	μΑ
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 2 \text{ mA}$	0.8	1.6	2.5	V
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, } I_{D} = 6 \text{ A}$		20	25	mΩ
V_{SD}	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		2.5		V

All measurements were done with substrate shorted to source.

Thermal Characteristics				
		ТҮР	UNIT	
$R_{ heta JC}$	Thermal Resistance, Junction to Case	3	°C/W	
$R_{\theta JB}$	Thermal Resistance, Junction to Board	28	°C/W	
$R_{\scriptscriptstyle heta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	81	°C/W	

Note 1: Rola is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. $See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.$ eGaN® FET DATASHEET EPC2039

	Dynamic Characteristics (T _J = 25°C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
C _{ISS}	Input Capacitance			210	260	
C _{RSS}	Reverse Transfer Capacitance	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$		2		рF
C _{oss}	Output Capacitance			115	175	
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	V = 0+0100 V V = 0 V		155		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)	$V_{DS} = 0 \text{ to } 100 \text{ V}, V_{GS} = 0 \text{ V}$		190		
R_{G}	Gate Resistance			0.5		Ω
Q_{G}	Total Gate Charge	$V_{DS} = 40 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 6 \text{ A}$		1910	2370	
Q_{GS}	Gate-to-Source Charge			760]
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 40 \text{ V}, I_{D} = 6 \text{ A}$		420		
$Q_{G(TH)}$	Gate Charge at Threshold			560		рС
Qoss	Output Charge	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$		7640	11500	1
Q_{RR}	Source-Drain Recovery Charge			0		

Note 2: C_{DSSER} is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 50% BV_{DSS} . Note 3: C_{OSSIR} is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 50% BV_{DSS} .

Figure 1: Typical Output Characteristics at 25°C




Figure 3: $R_{\text{DS(on)}}\,\text{vs.}\,\,V_{\text{GS}}$ for Various Drain Currents




Figure 2: Transfer Characteristics





Figure 4: R_{DS(on)} vs. V_{GS} for Various Temperatures



eGan® FET DATASHEET EPC2039

Figure 5a: Capacitance (Linear Scale)




Figure 5b: Capacitance (Log Scale)




Figure 6: Gate Charge




Figure 7: Reverse Drain-Source Characteristics




Figure 8: Normalized On Resistance vs. Temperature






Figure 9: Normalized Threshold Voltage vs. Temperature




All measurements were done with substrate shortened to source

EPC2039 eGaN® FET DATASHEET

Figure 10: Transient Thermal Response Curves




t_p, Rectangular Pulse Duration, seconds




tp, Rectangular Pulse Duration, seconds

eGan® FET DATASHEET EPC2039

Figure 11: Safe Operating Area



TAPE AND REEL CONFIGURATION




	EPC2039 (note 1)			
Dimension (mm)	target	min	max	
а	8.00	7.90	8.30	
b	1.75	1.65	1.85	
c (see note)	3.50	3.45	3.55	
d	4.00	3.90	4.10	
е	4.00	3.90	4.10	
f (see note)	2.00	1.95	2.05	
g	1.5	1.5	1.6	

Die is placed into pocket solder bump side down (face side down)

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE MARKINGS




Part	Laser Markings				
Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3		
EPC2039	AA	YYYY	ZZZZ		

eGaN® FET DATASHEET EPC2039

DIE OUTLINE


Solder Bump View



Pad 1 is Gate; Pads 4, 5, 6, 7 are Drain; Pads 2, 3, 8, 9 are Source


DIM	MIN	Nominal	MAX
Α	1320	1350	1380
В	1320	1350	1380
c	450	450	450
d	210	225	240
е	187	208	229

Side View



RECOMMENDED LAND PATTERN

(measurements in μ m)



The land pattern is solder mask defined Solder mask is 10µm smaller per side than bump


Pad 1 is Gate;

Pads 4, 5, 6, 7 are Drain;

Pads 2, 3, 8, 9 are Source

RECOMMENDED STENCIL DRAWING

(measurements in μ m)



Recommended stencil should be 4mil (100µm) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Additional assembly resources available at http://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation. EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx

Information subject to change without notice. Revised April, 2017