

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









**Status: Engineering** 

**Features:** 

V<sub>DS</sub>, 40 V

Maximum  $R_{DS(on)}$ , 5 m $\Omega$ 

I<sub>D</sub>, 16 A

### **Applications:**

Point of Load Converters

**Envelope Tracking Power Supplies** 

LiDAR/Pulsed Power Applications

Class D Audio

Low Inductance Motor Drive



EPC2049 eGaN® FETs are supplied in passivated die form with solder bumps.

Die Size: 2.5 mm x 1.5 mm

	Maximum Ratings			
V <sub>DS</sub>	Drain-to-Source Voltage (Continuous)	40	V	
• 03	Drain-to-Source Voltage (up to 10,000 5ms pulses at 150°C)	48	v	
	Continuous (T <sub>A</sub> = 25°C, R <sub>0JA</sub> = 8 °C/W)	16		
l <sub>D</sub>	Pulsed (25°C, T <sub>PULSE</sub> = 300 μs)	175	Α	
V	Gate-to-Source Voltage	6	.,	
$V_{GS}$	Gate-to-Source Voltage	-4	V	
Tı	Operating Temperature	-40 to 150	8.0	
$T_{STG}$	Storage Temperature	-40 to 150	°C	

Static Characteristics (T <sub>J</sub> = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$BV_{DSS}$	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 0.5 \text{ mA}$	40			V
I <sub>DSS</sub>	Drain Source Leakage	$V_{DS} = 32 \text{ V}, V_{GS} = 0 \text{ V}$		0.1	0.4	mA
	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.5	5.5	mA
$I_{GSS}$	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.1	0.4	mA
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 6 \text{ mA}$	0.8	1.4	2.5	V
R <sub>DS(on)</sub>	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 15 \text{ A}$		4.3	5	mΩ
$V_{SD}$	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		2		V

All measurements were done with substrate shorted to source.

Thermal Characteristics				
		ТҮР	UNIT	
$R_{ heta JC}$	Thermal Resistance, Junction to Case	1.4	°C/W	
$R_{\theta JB}$	Thermal Resistance, Junction to Board	8.5	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	64	°C/W	

Note 1: R<sub>NIA</sub> is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.




 $See \ http://epc-co.com/epc/documents/product-training/Appnote\_Thermal\_Performance\_of\_eGaN\_FETs.pdf \ for \ details.$ 

	<b>Dynamic Characteristics</b> (T <sub>1</sub> = 25°C unless otherwise stated)					
P.A	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>ISS</sub>	Input Capacitance			670	805	
$C_{RSS}$	Reverse Transfer Capacitance	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$		12		
Coss	Output Capacitance			350	525	
C <sub>OSS(ER)</sub>	Effective Output Capacitance, Energy Related (note 2)	$V_{DS} = 0$ to 20 V, $V_{GS} = 0$ V		551		pF
C <sub>OSS(TR)</sub>	Effective Output Capacitance, Time Related (note 3)	V <sub>DS</sub> = 0 to 20 V, V <sub>GS</sub> = 0 V		623		
$R_{G}$	Gate Resistance			0.6		Ω
$Q_{G}$	Total Gate Charge	$V_{DS} = 20 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 15 \text{ A}$		6.1	7.6	
Q <sub>GS</sub>	Gate-to-Source Charge			2.1		
$Q_{GD}$	Gate-to-Drain Charge	$V_{DS} = 20 \text{ V}, I_{D} = 15 \text{ A}$		1.1		
$Q_{G(TH)}$	Gate Charge at Threshold			1.5		nC
Qoss	Output Charge	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V		13	20	
$Q_{RR}$	Source-Drain Recovery Charge			0		

Note 2:  $C_{OSS(RR)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>. Note 3:  $C_{OSS(RR)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DS</sub>. All measurements were done with substrate shorted to source.

Figure 1: Typical Output Characteristics at 25°C



**Figure 2: Transfer Characteristics** 






Figure 3: RDS(on) vs VGS for Various Drain Currents




Figure 5a: Capacitance (Linear Scale)




Figure 5c: Output Charge and Coss Stored Energy




Figure 4: R<sub>DS(on)</sub> vs V<sub>GS</sub> for Various Temperatures




Figure 5b: Capacitance (Log Scale)





Figure 6: Gate Charge





**Figure 7: Reverse Drain-Source Characteristics** 




Figure 9: Normalized Threshold Voltage vs Temperature




Figure 8: Normalized On-State Resistance vs Temperature





Figure 10: Safe Operating Area



www.epc-co.com



Figure 11a: Transient Thermal Response Curves (Junction-to-Case)







Figure 11b: Transient Thermal Response Curves (Junction-to-Board)








#### **DIE MARKINGS**



	Laser Marking			
Part Number	Part #	Lot_Date Code	Lot_Date Code	
	Marking Line 1	Marking Line 2	Marking Line 3	
EPC2049ENGRT	2049	YYYY	ZZZZ	

#### TAPE AND REEL CONFIGURATION




	EPC2045 (note 1)			
Dimension (mm)	target	min	max	
а	8.00	7.90	8.30	
b	1.75	1.65	1.85	
c (see note)	3.50	3.45	3.55	
d	4.00	3.90	4.10	
е	4.00	3.90	4.10	
f (see note)	2.00	1.95	2.05	
g	1.5	1.5	1.6	

Die is placed into pocket solder bar side down (face side down)

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/IEDEC industry standard. Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

### **DIE OUTLINE**

Solder Bar View




	MICROMETERS			
DIM	MIN	Nominal	MAX	
Α	2470	2500	2530	
В	1470	1500	1530	
С		450		
d		500		
е	238	264	290	

Pads 1 is Gate;

Pads 2, 3, 7, 9, 13, 14, 15 are Source; Pads 4, 5, 6, 10, 11, 12 are Drain;

Pad 8 is substrate


Side View





#### **RECOMMENDED LAND PATTERN**

(measurements in µm)



The land pattern is solder mask defined Solder mask is 10µm smaller per side than bump

DIM	MICROMETERS	
Α	2500	
В	1500	
С	450	
d	500	
f	230	

Pads 1 is Gate;


Pads 2, 3, 7, 9, 13, 14, 15 are Source;

Pads 4, 5, 6, 10, 11, 12 are Drain;

Pad 8 is substrate

### **RECOMMENDED STENCIL DRAWING**

(measurements in μm)



DIM	MICROMETERS
Α	2500
В	1500
С	450
d	500
g	300
h	250

Recommended stencil should be 4mil (100 $\mu$ m) thick, must be laser cut, openings per drawing.

The corner has a radius of R60

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Additional assembly resources available at epcco.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein. Engineering devices, designated with an ENG\* suffix at point of purchase, are first article products that EPC is preparing for production release. Specifications may change on final production release of the device. If you have questions please contact us. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of other.

eGaN\* is a registered trademark of Efficient Power Conversion Corporation. EPC Patents: <a href="http://epc-co.com/epc/AboutEPC/Patents.aspx">http://epc-co.com/epc/AboutEPC/Patents.aspx</a>