

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# EPC2104 – Enhancement-Mode GaN Power Transistor Half-Bridge

 $V_{DS}$ , 100 V  $R_{DS(on)}$ , 6.8 m $\Omega$   $I_{D}$ , 30 A








Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low  $R_{DS(on)}$ , while its lateral device structure and majority carrier diode provide exceptionally low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings							
DEVICE	PARAMETER VALUE						
	W	Drain-to-Source Voltage (Continuous)	100	V			
	V <sub>DS</sub>	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	120	l v			
		Continuous ( $T_A = 25^{\circ}C$ , $R_{\theta JA} = 10^{\circ}C/W$ )	30	Α			
Q1 &	I <sub>D</sub>	Pulsed (25°C, T <sub>PULSE</sub> = 300 μs)	180	A			
$Q_2$	.,	Gate-to-Source Voltage	6	V			
	$V_{GS}$	Gate-to-Source Voltage	-4	V			
	TJ	Operating Temperature	-40 to 150	°C			
	$T_{STG}$	Storage Temperature	-40 to 150				

Thermal Characteristics						
PARAMETER TYP UI						
Q1 & Q2	R <sub>ØJC</sub>	Thermal Resistance, Junction to Case	0.3			
	R <sub>ØJB</sub>	Thermal Resistance, Junction to Board	2.2	°C/W		
	R <sub>ØJA</sub>	Thermal Resistance, Junction to Ambient (Note 1)	42			

Note 1:  $R_{\theta JA}$  is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote\_Thermal\_Performance\_of\_eGaN\_FETs.pdf for details



EPC2104 eGaN® ICs are supplied only in passivated die form with solder bumps Die Size: 6.05 mm x 2.3 mm

### **Applications**

- High Frequency DC-DC
- Motor Drive

#### **Benefits**

- Ultra High Efficiency
- High Frequency Operation
- · High Density Footprint

www.epc-co.com/epc/Products/eGaNFETsandlCs/EPC2104.aspx

Static Characteristics							
DEVICE	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	BV <sub>DSS</sub>	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 0.5 \text{ mA}$	100			V
	I <sub>DSS</sub>	Drain-Source Leakage	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$		0.006	0.4	mA
Q1	L	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.012	5.5	mA
&	lgss	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.006	0.4	mA
Q2	$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 6 \text{ mA}$	0.8	1.3	2.5	V
	R <sub>DS(on)</sub>	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, } I_D = 20 \text{ A}$		5	6.8	mΩ
	V <sub>SD</sub>	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A, } V_{GS} = 0 \text{ V}$		1.9		V

Dynamic Characteristics							
DEVICE	PARAMETER TE		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Cıss	Input Capacitance			730	880	
	C <sub>RSS</sub>	Reverse Transfer Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		5		
	Coss	Output Capacitance			430	645	рF
	Coss(er)	Effective Output Capacitance, Energy Related (Note 2)			545		
	C <sub>OSS(TR)</sub>	Effective Output Capacitance, Time Related (Note 3)	$V_{DS} = 0 \text{ to } 50 \text{ V}, V_{GS} = 0 \text{ V}$		699		
Q1	Q <sub>G</sub>	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 20 \text{ A}$		6.8	8.7	
	QGS	Gate-to-Source Charge			2.3		
	Q <sub>GD</sub>	Gate-to-Drain Charge	$V_{DS} = 50 \text{ V}, I_D = 20 \text{ A}$		1.4		] _ [
	Q <sub>G(TH)</sub>	Gate Charge at Threshold			1.6		nC
	Qoss	Output Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		35	53	
	Q <sub>RR</sub>	Source-Drain Recovery Charge			0		
	C <sub>ISS</sub>	Input Capacitance			730	880	pF
	C <sub>RSS</sub>	Reverse Transfer Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		5		
	Coss	Output Capacitance			500	750	
	C <sub>OSS(ER)</sub>	Effective Output Capacitance, Energy Related (Note 2)	V 0 to 50 V V 0 V		631		
	C <sub>OSS(TR)</sub>	Effective Output Capacitance, Time Related (Note 3)	$V_{DS} = 0 \text{ to } 50 \text{ V}, V_{GS} = 0 \text{ V}$		812		
Q2	QG	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 20 \text{ A}$		6.8	8.7	
	Q <sub>GS</sub>	Gate-to-Source Charge			2.3		]
	Q <sub>GD</sub>	Gate-to-Drain Charge	$V_{DS} = 50 \text{ V, } I_D = 20 \text{ A}$		1.4		nC l
	QG(TH)	Gate Charge at Threshold			1.6		] "
	Qoss	Output Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		41	62	
	Q <sub>RR</sub>	Source-Drain Recovery Charge			0		

Note 2:  $C_{OSSEN}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>. Note 3:  $C_{OSS(TR)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>.

Figure 1 (Q1 & Q2): Typical Output Characteristics at 25°C




Figure 2 (Q1 & Q2): Transfer Characteristics




Figure 3 (Q1 & Q2):  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Drain Currents




Figure 4 (Q1 & Q2): R<sub>DS(on)</sub> vs. V<sub>GS</sub> for Various Temperatures




Figure 5a (Q1): Capacitance (Linear Scale)




Figure 5b (Q1): Capacitance (Log Scale)




Figure 5c (Q2): Capacitance (Linear Scale)





Figure 5d (Q2): Capacitance (Log Scale)



V<sub>DS</sub> - Drain-to-Source Voltage (V)

Figure 7 (Q1 & Q2): Gate Charge


5


1<sub>0</sub> = 20 A

V<sub>05</sub> = 50 V

2

Q<sub>6</sub> – Gate Charge (nC)










Figure 11a Transient Thermal Response Curves




 $t_p, Rectangular \, Pulse \, Duration, seconds$ 

Figure 11b Transient Thermal Response Curves





t<sub>p</sub>, Rectangular Pulse Duration, seconds

Figure 12 (Q1 & Q2): Safe Operating Area



**Figure 13: Typical Application Circuit** 






	EPC2104 (note 1)		
Dimension (mm)	target	min	max
а	12.00	11.70	12.30
b	1.75	1.65	1.85
c (see note)	5.50	5.45	5.55
d	4.00	3.90	4.10
е	4.00	3.90	4.10
f (see note)	2.00	1.95	2.05
g	1.50	1.50	1.60

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


## **DIE MARKINGS**



Part		Laser Markings	;		
Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3		
EPC2104	2104	YYYY	ZZZZ		

#### **DIE OUTLINE**

Solder Bump View



		$\uparrow$
		(625)
		9 2
Side V	iew Seating plane	<sup>1</sup> -16
		160+,

DIM	MIN	Nominal	MAX
Α	6020	6050	6080
В	2270	2300	2330
c	400	400	400
d	450	450	450
e	210	225	240
f	187	208	229

Pad 2 is G1; Pad 3 is Q1 Gate Return; Pad 4 is G2;


Pads 1, 11, 12, 13, 21, 22, 23, 31, 32, 33, 41, 42, 51, 52, 61, 62, 71, 72 are V<sub>IN</sub>;

Pads 5, 14, 15, 24, 25, 34, 35, 43, 44, 45, 53, 54, 55, 63, 64, 65, 73, 74, 75 Ground;

Pads 6, 7, 8, 9, 10, 16, 17, 18, 19, 20, 26, 27, 28, 29, 30, 36, 37, 38, 39, 40, 46, 47, 48, 49, 50, 56, 57, 58, 59, 60, 66, 67, 68, 69, 70 are Switch Node


#### RECOMMENDED LAND PATTERN

(measurements in  $\mu$ m)



The land pattern is solder mask defined. Suggest SMD Pads at 200 +20/-10  $\mu m$ . 190  $\mu m$  minimum.

# RECOMMENDED STENCIL DRAWING



Recommended stencil should be 4 mil (100 µm) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Additional assembly resources available at: http://epc-co.com/epc/DesignSupport/ AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN $^{\circ}$  is a registered trademark of Efficient Power Conversion Corporation. EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx

Information subject to change without notice.
Revised December, 2017