

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China








eGaN® FET DATASHEET EPC8010

EPC8010 – Enhancement Mode Power Transistor


 V_{DS} , 100 V $R_{DS(on)}$, 160 m Ω I_{D} , 2.7 A

New Produc











Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.





EPC8010 eGaN FETs are supplied only in passivated die form with solder bars

Applications

- Ultra High Speed DC-DC Conversion
- RF Envelope Tracking
- Wireless Power Transfer
- Game Console and Industrial Movement Sensing (LiDAR)

Benefits

- Ultra High Efficiency
- Ultra Low R_{DS(on)}
- Ultra Low Q_G
- Ultra Small Footprint

Static Characteristics (T _J = 25°C unless otherwise stated)							
	PARAMETER	TEST CONDITIONS MIN		TYP	MAX	UNIT	
BV_{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 125 \mu\text{A}$	100			V	
I _{DSS}	Drain Source Leakage	$V_{GS} = 0 V, V_{DS} = 80 V$		20	100	μΑ	
	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V}$		0.1	0.5	mA	
I _{GSS}	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		20	100	μΑ	
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_{D} = 0.25 \text{ mA}$	0.8	1.4	2.5	V	
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 0.5 \text{ A}$		120	160	mΩ	
V_{SD}	Source-Drain Forward Voltage	$I_S = 0.5 A, V_{GS} = 0 V$		2.5		V	

Specifications are with substrate shorted to source where applicable.

Thermal Characteristics					
		TYP	UNIT		
$R_{ heta JC}$	Thermal Resistance, Junction to Case	8.2	°C/W		
$R_{ heta JB}$	Thermal Resistance, Junction to Board	16	°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	82	°C/W		

Note 1: R_{uA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

eGaN® FET DATASHEET EPC8010

Dynamic Characteristics (T _j = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{ISS}	Input Capacitance			43	55	
C _{oss}	Output Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		25	36	pF
C_{RSS}	Reverse Transfer Capacitance			0.3	0.5	
R_{G}	Gate Resistance			0.3		Ω
Q_{G}	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 1 \text{ A}$		360	480	
Q_{GS}	Gate-to-Source Charge			130		
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 50 \text{ V, } I_{D} = 1 \text{ A}$		60	100	рС
$Q_{G(TH)}$	Gate Charge at Threshold			100		
Q _{oss}	Output Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		2200	3300	
Q_{RR}	Source-Drain Recovery Charge			0		

Specifications are with substrate shorted to source where applicable.






Figure 2: Transfer Characteristics




Figure 3: $R_{DS(on)}$ vs. V_{GS} for Various Drain Currents





Figure 4: R_{DS(on)} vs. V_{GS} for Various Temperatures



eGaN® FET DATASHEET EPC8010

Figure 5a: Capacitance (Linear Scale)




Figure 5b: Capacitance (Log Scale)




Figure 6: Gate Charge




Figure 7: Reverse Drain-Source Characteristics




Figure 8: Normalized On-State Resistance vs. Temperature






Figure 9: Normalized Threshold Voltage vs. Temperature




eGaN® FET DATASHEET EPC8010

Figure 10: Gate Leakage Current



All measurements were done with substrate shortened to source.

Figure 12: Gain Chart



Frequency	Gate (Z _{GS})	Drain (Z _{DS})
[MHz]	[Ω]	[Ω]
200	2.54 – j11.18	22.54 – j23.91
500	1.57 – j4.20	6.01 – j15.53
1000	0.94 – j0.23	1.85 – j6.89
1200	0.97 + j0.89	1.47 – j4.87
1500	0.97 + j2.38	1.51 – j2.52
2000	1.08 + j4.80	2.09 + j0.41
2400	1.21 + j6.74	2.50 + j2.25
3000	1.62 + j10.34	3.05 + j5.00

S-Parameter Table - Download S-parameter files at www.epc-co.com

Figure 11: Smith Chart

S-Parameter Characteristics $V_{\text{GSQ}}=1.34\,\text{V,}\ V_{\text{DSQ}}=50\,\text{V,}\ I_{\text{DQ}}=0.50\,\text{A}$ Pulsed Measurement, Heat-Sink Installed, $Z_0=50\,\Omega$




Figure 13: Device Reflection






Figure 14: Taper and Reference Plane details – Device Connection

Micro-Strip design: 2-layer ½ oz (17.5 μm) thick copper 30 mil thick RO4350 substrate



eGaN® FET DATASHEET EPC8010

Figure 15: Transient Thermal Response Curves









Figure 16: Safe Operating Area






DIE MARKINGS



Part	Laser Markings				
Number	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3		
EPC8010	8010	YYYY	ZZZZ		

DIE OUTLINE



Dim	Micrometers				
	Min	Nominal	Max		
Α	2020	2050	2080		
В	820	850	880		
C	555	580	605		
D	400	400	400		
Е	600	600	600		
F	200	225	250		
G	175	200	225		
Н	425	450	475		
I	175	200	225		
J	400	400	400		

Pad no. 1 is Gate

Pad no. 2 is Source Return for Gate Driver


Pad no. 3 and 5 are Source

Pad no. 4 is Drain

Pad no. 6 is Substrate

C. L. M.				- A	
Side View					
				(589)	Wax
				(9)	815 Max
	L,			<u> </u>	<u>.</u>
	$\overline{}$		$\overline{}$		
				أ	
		SEATING PLANE		100 +/- 20	
				8	

RECOMMENDED LAND PATTERN



Pad no. 1 is Gate

Pad no. 2 is Source Return for Gate Driver

Pad no. 3 and 5 are Source

Pad no. 4 is Drain

Pad no. 6 is Substrate

The land pattern is solder mask defined.

Solder mask opening is 10 µm smaller per side than bump.

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

 $eGaN^{\circ}$ is a registered trademark of Efficient Power Conversion Corporation.

U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398

Information subject to change without notice.
Revised January, 2015