



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: [info@chipsmall.com](mailto:info@chipsmall.com) Web: [www.chipsmall.com](http://www.chipsmall.com)

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# ESDR7534

## Low Capacitance TVS for LVDS Interfaces

The ESDR7534 transient voltage suppressor is designed to protect high speed data lines from ESD, EFT, and lightning.

### Features

- Low Capacitance (2 pF Maximum Between I/O Lines and GND)
- Protection for the Following IEC Standards:  
IEC 61000-4-2 (ESD) Level 4 –  $\pm 30$  kV (Contact);  $\pm 30$  kV (Air)
- This is a Pb-Free Device

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1)	$P_{pk}$	300	W
Maximum Peak Pulse Current 2 x 10 $\mu\text{S}$ @ $T_A = 25^\circ\text{C}$	$I_{pp}$	10	A
Operating Junction Temperature Range	$T_J$	$-55$ to $+125$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-55$ to $+150$	$^\circ\text{C}$
Lead Solder Temperature – Maximum (10 Seconds)	$T_L$	260	$^\circ\text{C}$
IEC 61000-4-2 Contact (ESD)	ESD	30	kV
IEC 61000-4-2 Air (ESD)	ESD	30	kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1.  $P_{pk}$  calculated.  $P_{pk} = V_C \times I_{pp}$ .

Table 1. PIN DESCRIPTIONS



4-Channel, 6-Lead SC70-6			
Pin	Name	Type	Description
1	CH1	I/O	ESD Channel
2	$V_N$	GND	Negative Voltage Supply Rail
3	CH2	I/O	ESD Channel
4	CH3	I/O	ESD Channel
5	$V_P$	PWR	Positive Voltage Supply Rail
6	CH4	I/O	ESD Channel



ON Semiconductor®


[www.onsemi.com](http://www.onsemi.com)

### PIN CONFIGURATION AND SCHEMATIC



SC-88  
S7 SUFFIX  
CASE 419B

### MARKING DIAGRAM



7R = Specific Device Code

M = Date Code

■ = Pb-Free Package

(Note: Microdot may be in either location)

### ORDERING INFORMATION


Device	Package	Shipping†
ESDR7534W1T2G	SC-88 (Pb-Free)	3,000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

**ELECTRICAL CHARACTERISTICS**(T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter
I <sub>PP</sub>	Maximum Reverse Peak Pulse Current
V <sub>C</sub>	Clamping Voltage @ I <sub>PP</sub>
V <sub>RWM</sub>	Working Peak Reverse Voltage
I <sub>R</sub>	Maximum Reverse Leakage Current @ V <sub>RWM</sub>
V <sub>BR</sub>	Breakdown Voltage @ I <sub>T</sub>
I <sub>T</sub>	Test Current
I <sub>F</sub>	Forward Current
V <sub>F</sub>	Forward Voltage @ I <sub>F</sub>
P <sub>pk</sub>	Peak Power Dissipation
C	Capacitance @ V <sub>R</sub> = 0 and f = 1.0 MHz



\*See Application Note AND8308/D for detailed explanations of datasheet parameters.

**ELECTRICAL CHARACTERISTICS** (T<sub>A</sub>=25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Reverse Working Voltage	V <sub>RWM</sub>	(Note 1)			5.0	V
Breakdown Voltage	V <sub>BR</sub>	I <sub>T</sub> = 1 mA, (Note 2)	6.0	8.0	9.5	V
Reverse Leakage Current	I <sub>R</sub>	V <sub>RWM</sub> = 5 V			3.0	μA
Forward Voltage	V <sub>F</sub>	I <sub>F</sub> = 100 mA			1.6	V
Clamping Voltage	V <sub>C</sub>	I <sub>PP</sub> = 10 A (2 x 10 μs Waveform)			30	V
Maximum Peak Pulse Current	I <sub>PP</sub>	2 x 10 μs Waveform			10	A
Junction Capacitance	C <sub>J</sub>	V <sub>R</sub> = 0 V, f = 1 MHz between I/O Pins and GND		1.3	2.0	pF
Junction Capacitance	C <sub>J</sub>	V <sub>R</sub> = 0 V, f = 1 MHz between I/O Pins, V <sub>P</sub> floating		0.7	1.0	pF

1. TVS devices are normally selected according to the working peak reverse voltage (V<sub>RWM</sub>), which should be equal or greater than the DC or continuous peak operating voltage level.
2. V<sub>BR</sub> is measured at pulse test current I<sub>T</sub>.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

**Figure 1. Exponential Decay Pulse Waveform****Figure 2. Clamping Voltage vs. Peak Pulse Current (t<sub>p</sub> = 2 x 10 μs, R = 8 Ω)**



IEC 61000-4-2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 5. IV Characteristic Curve




Figure 6. CV Characteristic Curve

## APPLICATIONS INFORMATION

The new ESDR7534 is a low capacitance TVS diode array designed to protect sensitive electronics such as communications systems, computers, and computer peripherals against damage due to ESD events or transient overvoltage conditions. Because of its low capacitance, it can be used in high speed I/O data lines. The integrated design of the ESDR7534 offers low capacitance steering diodes and an internal TVS diode ( $V_P$  diode) integrated in a single package. If a transient condition occurs, the steering diodes will drive the transient to the positive rail of the power supply or to ground. The TVS device protects the power line against overvoltage conditions to avoid damage to the power supply and any downstream components.


### ESDR7534 Configuration Options

The ESDR7534 is able to protect up to four data lines against transient overvoltage conditions by driving them to a fixed reference point for clamping purposes. The steering diodes will be forward biased whenever the voltage on the protected line exceeds the reference voltage ( $V_f$  or  $V_{CC} + V_f$ ). The diodes will force the transient current to bypass the sensitive circuit.

Data lines are connected at pins 1, 3, 4 and 6. The negative reference is connected at pin 2. This pin must be connected directly to ground by using a ground plane to minimize the PCB's ground inductance. It is very important to reduce the PCB trace lengths as much as possible to minimize parasitic inductances.

#### Option 1


Protection of four data lines and the power supply using  $V_{CC}$  as reference.



For this configuration, connect pin 5 directly to the positive supply rail ( $V_{CC}$ ), the data lines are referenced to the supply voltage. The  $V_P$  diode prevents overvoltage on the supply rail. Biasing of the steering diodes reduces their capacitance.

#### Option 2


Protection of four data lines with bias and power supply isolation resistor.



The ESDR7534 can be isolated from the power supply by connecting a series resistor between pin 5 and  $V_{CC}$ . A 10 kΩ resistor is recommended for this application. This will maintain a bias on the  $V_P$  and steering diodes, reducing their capacitance.

#### Option 3

Protection of four data lines using the  $V_P$  diode as reference.



In applications lacking a positive supply reference or those cases in which a fully isolated power supply is required, the  $V_P$  can be used as the reference. For these applications, pin 5 is not connected. In this configuration, the steering diodes will conduct whenever the voltage on the protected line exceeds the  $V_{BR}$  of the I/O (CHX) pin.

