



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### FEATURES

- Conversion gain: 15 dB typical
- Sideband rejection: 22 dB typical
- Input power for 1 dB compression (P1dB): 5 dBm typical
- Output third-order intercept (OIP3): 30 dBm typical
- LO leakage at the RF output: -10 dBm typical
- LO leakage at the IF input: -40 dBm typical
- RF return loss: 15dB typical
- LO return loss: 10 dB typical
- 32-lead, 5 mm × 5 mm LFCSP package


### APPLICATIONS

- Point to point and point to multipoint radios
- Military radars, electronic warfare (EW) and electronic intelligence (ELINT)
- Satellite communications
- Sensors

### GENERAL DESCRIPTION

The HMC9059 is a compact gallium arsenide (GaAs), pseudomorphic high electron mobility transfer (pHEMT), monolithic microwave integrated circuit (MMIC) upconverter in a RoHS compliant, low stress injection molded plastic LFCSP package that operates from 9.5 GHz to 13.5 GHz. This device provides a small signal conversion gain of 15 dB with 22 dBc of sideband rejection. The HMC9059 uses a radio frequency (RF) amplifier preceded by an in-phase/quadrature (I/Q) mixer, where the local oscillator (LO) is driven by a driver amplifier. IF1 and IF2 mixer inputs are provided, and an external 90° hybrid is needed to select the required sideband. The HMC9059 is a much smaller alternative to hybrid style single-sideband (SSB) upconverter assemblies, and it eliminates the need for wire bonding by allowing the use of surface-mount manufacturing techniques.

### FUNCTIONAL BLOCK DIAGRAM



NIC = NOT INTERNALLY CONNECTED. NO CONNECTION IS REQUIRED.

Figure 1.

Rev. PrB

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2016 Analog Devices, Inc. All rights reserved.  
[Technical Support](#) [www.analog.com](http://www.analog.com)

### TABLE OF CONTENTS

Features .....	1	Leakage Performance.....	31
Applications.....	1	Return Loss Performance.....	32
General Description .....	1	Power Detector Performance.....	33
Functional Block Diagram .....	1	Upper Sideband Spurious Performance.....	34
Specifications.....	3	Lower Sideband Spurious Performance.....	35
Absolute Maximum Ratings.....	4	Theory of Operation .....	36
Thermal Resistance.....	4	Applications Information.....	37
ESD Caution.....	4	Biasing Sequence .....	37
Pin Configuration and Function Descriptions.....	5	Local Oscillator Nulling .....	37
Interface Schematics.....	6	Evaluation Printed Circuit Board.....	39
Typical Performance Characteristics .....	7	Outline Dimensions.....	40
Upper Sideband Selected.....	7		
Lower Sideband Selected.....	19		

OBSOLETE

## SPECIFICATIONS

$T_A = 25^\circ\text{C}$ ,  $IF = 1\text{ GHz}$ ,  $V_{DLOX} = 2.4\text{ V}$ ,  $V_{DRFX} = 5\text{ V}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{CTL} = -6\text{ V}$ ,  $V_{ESD} = -5\text{ V}$ ,  $V_{SS} = -5\text{ V}$ ,  $V_{GMIX} = -0.5\text{ V}$ ,  $LO = 2\text{ dBm}$ .  
Measurements performed with upper sideband selected and external  $90^\circ$  hybrid at the IF ports, unless otherwise noted.

**Table 1.**

Parameter	Min	Typ	Max	Unit
<b>OPERATING CONDITIONS</b>				
Frequency Range				
RF	9.5		13.5	GHz
LO	6		17	GHz
Intermediate Frequency (IF)	DC		3.5	GHz
LO Drive Range	2		8	dBm
<b>PERFORMANCE</b>				
Conversion Gain	12	15		dB
Sideband Rejection	18	22		dBc
Input Power for 1 dB Compression (P1dB)		5		dBm
Output Third-Order Intercept (OIP3) at Maximum Gain	27	30		dBm
LO Leakage at RFOUT <sup>1</sup>		-10		dBm
LO Leakage at IFx <sup>2</sup>		-40		dBm
Noise Figure		12		dB
Return Loss				
RF		15		dB
LO		10		dB
IFx <sup>2</sup>		15		dB
<b>POWER SUPPLY</b>				
Total Supply Current				
LO Amplifier		100		mA
RF Amplifier <sup>3</sup>		240		mA

<sup>1</sup> The LO signal level at the RF output port is not calibrated.

<sup>2</sup> Measurement taken without  $90^\circ$  hybrid at the IF ports.

<sup>3</sup> Adjust  $V_{GRF1}$  and  $V_{GRF2}$  between  $-2\text{ V}$  and  $0\text{ V}$  to achieve the total quiescent current,  $I_{DRF1} + I_{DRF2} = 240\text{ mA}$ .

## ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Drain Bias Voltage $V_{DRFX}, V_{DLOK}, V_{CC}, V_{REF}, V_{DET}$	5.5 V
Gate Bias Voltage $V_{GRFX}$	-3 V to 0 V
$V_{CTL}, V_{ESD}, V_{SS}$	-7 V to 0 V
$V_{GMIX}$	-2 V to 0 V
LO Input Power	10 dBm
IF Input Power	10 dBm
Maximum Junction Temperature	175°C
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +85°C
ESD Sensitivity, Human Body Model (HBM)	250 V (Class 1A)

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst case conditions, that is, a device soldered in a circuit board for surface-mount packages. The  $\theta_{JA}$  value in Table 3 assumes a 4-layer JEDEC standard board with zero airflow.

Table 3. Thermal Resistance


Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
32-Lead LFCSP	43.1	27.3	°C/W

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



- NOTES**
1. NIC = NOT INTERNALLY CONNECTED. NO CONNECTION IS REQUIRED.
  2. CONNECT THE EXPOSED PAD TO A LOW IMPEDANCE THERMAL AND ELECTRICAL GROUND PLANE.

13729-002

Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>GMIX</sub>	Gate Voltage for the FET Mixer (see Figure 3). Refer to the typical application circuit for the required external components (see Figure 170).
2 to 5, 16, 17, 22, 24, 27, 29, 31	NIC	Not Internally Connected. No connection is required. These pins are not connected internally. However, all data shown herein was measured with these pins connected to RF/dc ground externally.
6, 8, 13, 15	GND	Ground Connect (see Figure 4). These pins and package bottom must be connected to RF/dc ground.
7	LOIN	Local Oscillator Input (see Figure 5). This pin is dc-coupled and matched to 50 Ω.
9, 10	V <sub>DLO1</sub> , V <sub>DLO2</sub>	Power Supply Voltage for LO Amplifier (see Figure 6). Refer to the typical application circuit for the required external components (see Figure 170).
11	V <sub>REF</sub>	Reference Voltage for the Power Detector (see Figure 7). V <sub>REF</sub> is the dc bias of the diode biased through the external resistor used for temperature compensation of V <sub>DET</sub> . Refer to the typical application circuit for the required external components (see Figure 170).
12	V <sub>DET</sub>	Detector Voltage for the Power Detector (see Figure 8). V <sub>DET</sub> is the dc voltage representing the RF output power rectified by the diode, which is biased through an external resistor. Refer to the typical application circuit for the required external components (see Figure 170).
14	RFOUT	Radio Frequency Output (see Figure 9). This pin is dc-coupled and matched to 50 Ω.
18, 25	V <sub>DRF2</sub> , V <sub>DRF1</sub>	Power Supply Voltage for RF Amplifier (see Figure 11). Refer to the typical application circuit for the required external components (see Figure 170).
19	V <sub>SS</sub>	Gate Voltage for Gain Control Circuitry (see Figure 11). Refer to the typical application circuit for the required external components (see Figure 170).
20	V <sub>CTL</sub>	Gain Control Voltage for RF Amplifier (see Figure 11). Refer to the typical application circuit for the required external components (see Figure 170).
21	V <sub>CC</sub>	DC Voltage for Gain Control Circuitry (see Figure 11). Refer to the typical application circuit for the required external components (see Figure 170).
23, 26	V <sub>GRF1</sub> , V <sub>GRF2</sub>	Gate Voltage for RF Amplifier (see Figure 12). Refer to the typical application circuit for the required external components (see Figure 170).
28, 30	IF1, IF2	Quadrature IF Inputs (see Figure 13). For applications not requiring operation to dc, use an off-chip dc blocking capacitor. For operation to dc, these pins must not source/sink more than 3 mA of current or device malfunction and failure may result.
32	V <sub>ESD</sub>	DC Voltage for ESD Protection (see Figure 14). Refer to the typical application circuit for the required external components (see Figure 170).
	EPAD	Exposed Pad. Connect the exposed pad to a low impedance thermal and electrical ground plane.

INTERFACE SCHEMATICS




Figure 3.  $V_{amix}$  Interface




Figure 10.  $V_{drrf1}$ ,  $V_{drrf2}$  Interface



Figure 4. GND Interface




Figure 5. LOIN Interface




Figure 11.  $V_{ss}$ ,  $V_{ctl}$ ,  $V_{cc}$  Interface




Figure 6.  $V_{dloz1}$ ,  $V_{dloz2}$  Interface




Figure 12.  $V_{grrf1}$ ,  $V_{grrf2}$  Interface



Figure 7.  $V_{ref}$  Interface



Figure 8.  $V_{det}$  Interface




Figure 13. IF1, IF2 Interface




Figure 9. RFOUT Interface




Figure 14.  $V_{ssD}$  Interface

# TYPICAL PERFORMANCE CHARACTERISTICS

## UPPER SIDEBAND SELECTED

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 15. Conversion Gain vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.4V$




Figure 18. Conversion Gain vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.4V$




Figure 16. Conversion Gain vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 19. Conversion Gain vs. RF Frequency at Various Control Voltages, LO = 2 dBm,  $V_{DLOx} = 2.4V$




Figure 17. Conversion Gain vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.4V$




Figure 20. Sideband Rejection vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.4V$

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 21. Sideband Rejection vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.4 V$




Figure 24. Sideband Rejection vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 22. Sideband Rejection vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.4 V$




Figure 25. Sideband Rejection vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.4 V$




Figure 23. Input IP3 vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.4 V$




Figure 26. Output IP3 vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.4 V$

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 27. Input IP3 vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.4 V$

13728-027




Figure 30. Output IP3 vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.4 V$

13728-030




Figure 28. Input IP3 vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm

13728-028




Figure 31. Output IP3 vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm

13728-031




Figure 29. Input IP3 vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.4 V$

13728-029




Figure 32. Output IP3 vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.4 V$

13728-032

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 33. Input IP3 vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.4$  V




Figure 36. Output IP3 vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.4$  V




Figure 34. Input P1dB vs. RF Frequency at Various Temperatures, LO = 2 dBm




Figure 37. Output P1dB vs. RF Frequency at Various Temperatures, LO = 2 dBm




Figure 35. Noise Figure vs. RF Frequency at Various Temperatures,

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.




Figure 38. Conversion Gain vs. RF Frequency at Various Temperatures, LO = 2 dBm, V<sub>DLOx</sub> = 2.4 V




Figure 41. Conversion Gain vs. RF Frequency at Various LO Powers, V<sub>DLOx</sub> = 2.4 V




Figure 39. Conversion Gain vs. RF Frequency at Various V<sub>DLOx</sub>, LO = 2 dBm




Figure 42. Conversion Gain vs. RF Frequency at Various Control Voltages (V<sub>CTL</sub>), LO = 2 dBm, V<sub>DLOx</sub> = 2.4 V




Figure 40. Conversion Gain vs. Control Voltage at Various RF Frequencies, LO = 2 dBm, V<sub>DLOx</sub> = 2.4 V




Figure 43. Sideband Rejection vs. RF Frequency at Various Temperatures, LO = 2 dBm, V<sub>DLOx</sub> = 2.4 V

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.




Figure 44. Sideband Rejection vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.4 V$




Figure 47. Sideband Rejection vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 45. Sideband Rejection vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.4 V$




Figure 48. Sideband Rejection vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.4 V$




Figure 46. Input IP3 vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.4 V$




Figure 49. Output IP3 vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.4 V$

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.




Figure 50. Input IP3 vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.4 V$




Figure 53. Output IP3 vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.4 V$




Figure 51. Input IP3 vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 54. Output IP3 vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 52. Input IP3 vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.4 V$




Figure 55. Output IP3 vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.4 V$

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.




Figure 56. Input IP3 vs. Control Voltage at Various RF Frequencies, LO = 2 dBm, V<sub>DLOx</sub> = 2.4 V




Figure 59. Output IP3 vs. Control Voltage at Various RF Frequencies, LO = 2 dBm, V<sub>DLOx</sub> = 2.4 V




Figure 57. Input P1dB vs. RF Frequency at Various Temperatures, LO = 2 dBm, V<sub>DLOx</sub> = 2.4 V




Figure 60. Output P1dB vs. RF Frequency at Various Temperatures, LO = 2 dBm, V<sub>DLOx</sub> = 2.4 V




Figure 58. Noise Figure vs. RF Frequency at Various Temperatures,

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 3 GHz.




Figure 61. Conversion Gain vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.4V$




Figure 64. Conversion Gain vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.4V$




Figure 62. Conversion Gain vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 65. Conversion Gain vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.4V$




Figure 63. Conversion Gain vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.4V$




Figure 66. Sideband Rejection vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.4V$

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 3 GHz.




Figure 67. Sideband Rejection vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.4 V$




Figure 70. Sideband Rejection vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 68. Sideband Rejection vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.4 V$




Figure 71. Sideband Rejection vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.4 V$




Figure 69. Input IP3 vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.4 V$




Figure 72. Output IP3 vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.4 V$

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 3 GHz.




Figure 73. Input IP3 vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.4 V$




Figure 76. Output IP3 vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.4 V$




Figure 74. Input IP3 vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 77. Output IP3 vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 75. Input IP3 vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.4 V$




Figure 78. Output IP3 vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.4 V$

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 3 GHz.




Figure 79. Input IP3 vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.4$  V




Figure 82. Output IP3 vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.4$  V




Figure 80. Input P1dB vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.4$  V




Figure 83. Output P1dB vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.4$  V




Figure 81. Noise Figure vs. RF Frequency at Various Temperatures,

**LOWER SIDEBAND SELECTED**

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 84. Conversion Gain vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 87. Conversion Gain vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.7V$




Figure 85. Conversion Gain vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 88. Conversion Gain vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 86. Conversion Gain vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 89. Sideband Rejection vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.7V$

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 90. Sideband Rejection vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.7V$




Figure 93. Sideband Rejection vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 91. Sideband Rejection vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 94. Sideband Rejection vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 92. Input IP3 vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 95. Output IP3 vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.7V$

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 96. Input IP3 vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.7V$

13728-097




Figure 99. Output IP3 vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.7V$

13728-100




Figure 97. Input IP3 vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm

13728-098




Figure 100. Output IP3 vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm

13728-101




Figure 98. Input IP3 vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.7V$

13728-099




Figure 101. Output IP3 vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.7V$

13728-102

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 102. Input IP3 vs. Control Voltage at Various RF Frequencies, LO = 2 dBm, V<sub>DLOx</sub> = 2.7 V




Figure 105. Output IP3 vs. Control Voltage at Various RF Frequencies, LO = 2 dBm, V<sub>DLOx</sub> = 2.7 V




Figure 103. Input P1dB vs. RF Frequency at Various Temperatures, LO = 2 dBm




Figure 106. Output P1dB vs. RF Frequency at Various Temperatures, LO = 2 dBm




Figure 104. Noise Figure vs. RF Frequency at Various Temperatures,

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.




Figure 107. Conversion Gain vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 110. Conversion Gain vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.7V$




Figure 108. Conversion Gain vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 111. Conversion Gain vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 109. Conversion Gain vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 112. Sideband Rejection vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.7V$

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.




Figure 113. Sideband Rejection vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.7V$




Figure 116. Sideband Rejection vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 114. Sideband Rejection vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 117. Sideband Rejection vs. Control Voltage at Various RF Frequencies, LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 115. Input IP3 vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 118. Output IP3 vs. RF Frequency at Various Temperatures, LO = 2 dBm,  $V_{DLOx} = 2.7V$

Data taken as an SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.




Figure 119. Input IP3 vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.7V$




Figure 122. Output IP3 vs. RF Frequency at Various LO Powers,  $V_{DLOx} = 2.7V$




Figure 120. Input IP3 vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 123. Output IP3 vs. RF Frequency at Various  $V_{DLOx}$ , LO = 2 dBm




Figure 121. Input IP3 vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.7V$




Figure 124. Output IP3 vs. RF Frequency at Various Control Voltages ( $V_{CTL}$ ), LO = 2 dBm,  $V_{DLOx} = 2.7V$