



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# 8-Channel, 24-Bit, Simultaneous Sampling ADC

## Data Sheet

**AD7770**

### FEATURES

**8-channel, 24-bit simultaneous sampling analog-to-digital converter (ADC)**

**Single-ended or true differential inputs**

**Programmable gain amplifier (PGA) per channel (gains of 1, 2, 4, and 8)**

**Low dc input current:  $\pm 8 \text{ nA}$**

**Up to 32 kSPS output data rate (ODR) per channel**

**Programmable ODRs and bandwidth**

**Sample rate converter (SRC) for coherent sampling**

**Sampling rate resolution up to  $15.2 \times 10^{-6} \text{ SPS}$**

**Low latency sinc3 filter path**

**Adjustable phase synchronization**

**Internal 2.5 V reference**

**Two power modes**

**High resolution mode**

**Low power mode**

**Optimizes power dissipation and performance**

**Low resolution successive approximation register (SAR) ADC for system and chip diagnostics**

**Power supply**

**Bipolar ( $\pm 1.65 \text{ V}$ ) or unipolar (3.3 V) supplies**

**Digital input/output (I/O) supply: 1.8 V to 3.6 V**

**Performance temperature range:  $-40^\circ\text{C}$  to  $+105^\circ\text{C}$**

**Functional temperature range:  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$**

**Performance**

**Combined ac and dc performance**

**103 dB dynamic range at 32 kSPS in high resolution mode**

**-109 dB total harmonic distortion (THD)**

**$\pm 9 \text{ ppm}$  of FSR integral nonlinearity (INL)**

**$\pm 15 \mu\text{V}$  offset error**

**$\pm 0.1\%$  FS gain error**

**$\pm 10 \text{ ppm}/^\circ\text{C}$  typical temperature coefficient**

### APPLICATIONS

**Protection relays**

**General-purpose data acquisition**

**Industrial process control**

### GENERAL DESCRIPTION

The AD7770 is an 8-channel, simultaneous sampling ADC. Eight full sigma-delta ( $\Sigma-\Delta$ ) ADCs are on chip. The AD7770 provides a low input current to allow direct sensor connection. Each input channel has a programmable gain stage allowing gains of 1, 2, 4, and 8 to map lower amplitude sensor outputs into the full-scale ADC input range, maximizing the dynamic range of the signal chain. The AD7770 accepts a  $V_{\text{REF}}$  voltage from 1 V up to 3.6 V.

The analog inputs accept unipolar (0 V to  $V_{\text{REF}}$ ) or true bipolar ( $\pm V_{\text{REF}}/2$ ) analog input signals with 3.3 V or  $\pm 1.65 \text{ V}$  analog supply voltages, respectively for  $\text{PGA}_{\text{GAIN}} = 1$ . The analog inputs can accept true differential, pseudo differential, or single-ended signals to match different sensor output configurations.

Each channel contains a PGA, an ADC modulator and a sinc3, low latency digital filter. An SRC is provided to allow fine resolution control over the AD7770 ODR. This control can be used in applications where the ODR resolution is required to maintain coherency with 0.01 Hz changes in the line frequency. The SRC is programmable through the serial port interface (SPI). The AD7770 implements two different interfaces: a data output interface and SPI control interface. The ADC data output interface is dedicated to transmitting the ADC conversion results from the AD7770 to the processor. The SPI writes to and reads from the AD7770 configuration registers and for the control and reading of data from the SAR ADC. The SPI can also be configured to output the  $\Sigma-\Delta$  conversion data.

The AD7770 includes a 12-bit SAR ADC. This ADC can be used for AD7770 diagnostics without having to decommission one of the  $\Sigma-\Delta$  ADC channels dedicated to system measurement functions. With the use of an external multiplexer, which can be controlled through the three general-purpose input/output pins (GPIOs), and signal conditioning, the SAR ADC can validate the  $\Sigma-\Delta$  ADC measurements in applications where functional safety is required. In addition, the AD7770 SAR ADC includes an internal multiplexer to sense internal nodes.

The AD7770 contains a 2.5 V reference and reference buffer. The reference has a typical temperature coefficient of 10 ppm/ $^\circ\text{C}$ .

The AD7770 offers two modes of operation: high resolution mode and low power mode. High resolution mode provides a higher dynamic range while consuming 10.75 mW per channel; low power mode consumes just 3.37 mW per channel at a reduced dynamic range specification.

The specified operating temperature range is  $-40^\circ\text{C}$  to  $+105^\circ\text{C}$ , although the device is operational up to  $+125^\circ\text{C}$ .

Note that throughout this data sheet, certain terms are used to refer to either the multifunction pins or a range of pins. The multifunction pins, such as DCLK0/SDO, are referred to either by the entire pin name or by a single function of the pin, for example, DCLK0, when only that function is relevant. In the case of ranges of pins, AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3, and AVSS4.

**Rev. B**

**Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.**  
**Tel: 781.329.4700** ©2016 Analog Devices, Inc. All rights reserved.  
**Technical Support** [www.analog.com](http://www.analog.com)

# AD7770\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

---

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- AD7770/AD7779 Evaluation Board

## DOCUMENTATION

### Application Notes

- AN-1388: Coherent Sampling for Power Quality Measurements Using the AD7779 24-Bit Simultaneous Sampling Sigma-Delta ADC
- AN-1392: How to Calculate Offset Errors and Input Impedance in ADC Converters with Chopped Amplifiers
- AN-1393: Translating System Level Protection and Measurement Requirements to ADC Specifications

### Data Sheet

- AD7770: 8-Channel, 24-Bit Simultaneous Sampling ADC Data Sheet

### User Guides

- UG-884: Evaluation Board for AD7770/AD7779 24-Bit, 8-Channel, Simultaneous Sampling, Sigma-Delta ADC with Power Scaling

## SOFTWARE AND SYSTEMS REQUIREMENTS

- AD7770/AD7771/AD7779 - No-OS Driver

## TOOLS AND SIMULATIONS

- AD7770 CRC Calculator
- AD7770/AD7771/AD7779 Filter Model
- AD7770/AD7771/AD7779 IBIS Model

## REFERENCE MATERIALS

### Press

- Analog Devices Improves Monitoring and Protection of Smart Grid Transmission and Distribution Equipment

## DESIGN RESOURCES

- AD7770 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## DISCUSSIONS

View all AD7770 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

---

## TABLE OF CONTENTS

Features .....	1	ADC Conversion Output—Header and Data .....	51
Applications.....	1	SRC (SPI Control Mode).....	52
General Description .....	1	Data Output Interface.....	53
Revision History .....	4	Calculating the CRC Checksum .....	58
Functional Block Diagram .....	5	Register Summary .....	60
Specifications.....	6	Register Details .....	64
DOUTx Timing Characteristics.....	10	Channel 0 Configuration Register .....	64
SPI Timing Characteristics .....	11	Channel 1 Configuration Register .....	64
Synchronization Pins and Reset Timing Characteristics .....	12	Channel 2 Configuration Register .....	65
SAR ADC Timing Characteristics .....	13	Channel 3 Configuration Register .....	65
GPIO SRC Update Timing Characteristics.....	13	Channel 4 Configuration Register .....	66
Absolute Maximum Ratings.....	14	Channel 5 Configuration Register .....	66
Thermal Resistance .....	14	Channel 6 Configuration Register .....	67
ESD Caution.....	14	Channel 7 Configuration Register .....	67
Pin Configuration and Function Descriptions.....	15	Disable Clocks to ADC Channel Register .....	68
Typical Performance Characteristics .....	18	Channel 0 Sync Offset Register .....	68
Terminology .....	31	Channel 1 Sync Offset Register .....	68
Theory of Operation .....	33	Channel 2 Sync Offset Register .....	68
Analog Inputs.....	33	Channel 3 Sync Offset Register .....	69
Transfer Function .....	34	Channel 4 Sync Offset Register .....	69
Core Signal Chain.....	35	Channel 5 Sync Offset Register .....	69
Capacitive PGA.....	35	Channel 6 Sync Offset Register .....	69
Internal Reference and Reference Buffers.....	35	Channel 7 Sync Offset Register .....	69
Integrated LDOs .....	36	General User Configuration 1 Register.....	70
Clocking and Sampling.....	36	General User Configuration 2 Register.....	70
Digital Reset and Synchronization Pins .....	36	General User Configuration 3 Register.....	71
Digital Filtering.....	37	Data Output Format Register .....	72
Shutdown Mode.....	37	Main ADC Meter and Reference Mux Control Register .....	73
Controlling the AD7770 .....	38	Global Diagnostics Mux Register.....	74
Pin Control Mode.....	38	GPIO Configuration Register.....	74
SPI Control.....	40	GPIO Data Register.....	75
Digital SPI.....	43	Buffer Configuration 1 Register .....	75
RMS Noise and Resolution.....	46	Buffer Configuration 2 Register .....	75
High Resolution Mode.....	46	Channel 0 Offset Upper Byte Register.....	76
Low Power Mode.....	46	Channel 0 Offset Middle Byte Register .....	76
Diagnostics and Monitoring .....	47	Channel 0 Offset Lower Byte Register.....	76
Self Diagnostics Error.....	47	Channel 0 Gain Upper Byte Register .....	76
Monitoring Using the AD7770 SAR ADC (SPI Control Mode).....	48	Channel 0 Gain Middle Byte Register .....	76
Σ-Δ ADC Diagnostics (SPI Control Mode).....	50	Channel 0 Gain Lower Byte Register.....	77
Σ-Δ Output Data.....	51	Channel 1 Offset Upper Byte Register.....	77

Channel 1 Offset Middle Byte Register .....	77
Channel 1 Offset Lower Byte Register .....	77
Channel 1 Gain Upper Byte Register.....	78
Channel 1 Gain Middle Byte Register .....	78
Channel 1 Gain Lower Byte Register.....	78
Channel 2 Offset Upper Byte Register .....	78
Channel 2 Offset Middle Byte Register.....	78
Channel 2 Offset Lower Byte Register .....	79
Channel 2 Gain Upper Byte Register.....	79
Channel 2 Gain Middle Byte Register.....	79
Channel 2 Gain Lower Byte Register.....	79
Channel 3 Offset Upper Byte Register .....	79
Channel 3 Offset Middle Byte Register.....	80
Channel 3 Offset Lower Byte Register .....	80
Channel 3 Gain Upper Byte Register.....	80
Channel 3 Gain Middle Byte Register.....	80
Channel 3 Gain Lower Byte Register.....	80
Channel 4 Offset Upper Byte Register .....	81
Channel 4 Offset Middle Byte Register.....	81
Channel 4 Offset Lower Byte Register .....	81
Channel 4 Gain Upper Byte Register.....	81
Channel 4 Gain Middle Byte Register.....	81
Channel 4 Gain Lower Byte Register.....	82
Channel 5 Offset Upper Byte Register .....	82
Channel 5 Offset Middle Byte Register.....	82
Channel 5 Offset Lower Byte Register .....	82
Channel 5 Gain Upper Byte Register.....	82
Channel 5 Gain Middle Byte Register.....	83
Channel 5 Gain Lower Byte Register.....	83
Channel 6 Offset Upper Byte Register .....	83
Channel 6 Offset Middle Byte Register.....	83
Channel 6 Offset Lower Byte Register .....	83
Channel 6 Gain Upper Byte Register.....	84
Channel 6 Gain Middle Byte Register.....	84
Channel 6 Gain Lower Byte Register .....	84
Channel 7 Offset Upper Byte Register .....	84
Channel 7 Offset Middle Byte Register.....	84
Channel 7 Offset Lower Byte Register .....	85
Channel 7 Gain Upper Byte Register .....	85
Channel 7 Gain Middle Byte Register.....	85
Channel 7 Gain Lower Byte Register .....	85
Channel 0 Status Register .....	86
Channel 1 Status Register .....	86
Channel 2 Status Register .....	87
Channel 3 Status Register .....	87
Channel 4 Status Register .....	88
Channel 5 Status Register .....	88
Channel 6 Status Register .....	89
Channel 7 Status Register .....	89
Channel 0/Channel 1 DSP Errors Register.....	90
Channel 2/Channel 3 DSP Errors Register.....	90
Channel 4/Channel 5 DSP Errors Register.....	91
Channel 6/Channel 7 DSP Errors Register.....	91
Channel 0 to Channel 7 Error Register Enable Register .....	92
General Errors Register 1.....	92
General Errors Register 1 Enable.....	93
General Errors Register 2.....	93
General Errors Register 2 Enable.....	94
Error Status Register 1 .....	94
Error Status Register 2 .....	95
Error Status Register 3 .....	95
Decimation Rate (N) MSB Register .....	95
Decimation Rate (N) LSB Register .....	96
Decimation Rate (IF) MSB Register .....	96
Decimation Rate (IF) LSB Register .....	96
SRC Load Source and Load Update Register .....	96
Outline Dimensions.....	97
Ordering Guide .....	97

**REVISION HISTORY****10/2016—Rev. A to Rev. B**

Changes to Figure 45 .....	24
Changes to Figure 56, Figure 59, and Figure 61 .....	26
Changes to Figure 72 and Figure 73.....	28
Changes to Figure 76.....	29
Added Figure 82; Renumbered Sequentially .....	30
Changes to Figure 86 to Figure 89.....	34
Changes to SPI Transmission Errors (SPI Control Mode) Section.....	48
Changes to Table 33 and Table 34 .....	51
Changes to SRC Group Delay and Latency Section and Settling Time Section.....	53
Changes to Table 39 and Table 40 .....	57
Changes to Calculating the CRC Checksum Section and Table 42 .....	58
Changes to Ordering Guide .....	97

**5/2016—Rev. 0 to Rev. A**

Change to Features .....	1
Changes to Table 1.....	6
Changes to Figure 33 and Figure 36 .....	21
Change to Figure 78 .....	28

**4/2016—Revision 0: Initial Version**

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

## SPECIFICATIONS

AVDD1x = 1.65 V, AVSSx<sup>1</sup> = -1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = analog ground (AGND) (single-supply operation), AVDD2x – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx- = 2.5 V (internal/external), master clock (MCLK) = 8192 kHz for high resolution mode and 4096 kHz for low power mode, ODR = 32 kSPS for high resolution mode and 8 kSPS for low power mode; all specifications at T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
ANALOG INPUTS					
Differential Input Voltage Range	V <sub>REF</sub> = (REFx+ – REFx-)			±V <sub>REF</sub> /PGA <sub>GAIN</sub>	V
Single-Ended Input Voltage Range				0 to V <sub>REF</sub> /PGA <sub>GAIN</sub>	V
AINx± Common-Mode Input Range		AVSSx + 0.10	(AVDD1x + AVSSx)/2	AVDD1x – 0.10	V
Absolute AINx± Voltage Limits		AVSSx + 0.10		AVDD1x – 0.10	V
DC Input Current					
Single-Ended	High resolution, MCLK = 8192 kHz		8		nA
	Low power mode, MCLK = 4096 kHz		2		nA
Differential	High resolution, MCLK = 8192 kHz		4		nA
	Low power mode, MCLK = 4096 kHz		1		nA
Input Current Drift			50		pA/°C
AC Input Capacitance			8		pF
PGA					
Gain Settings, PGA <sub>GAIN</sub>			1, 2, 4, or 8		
Bandwidth	Small signal, high resolution mode			2	MHz
	Small signal, low power mode			512	kHz
	Large signal, high resolution mode			5	kHz
	Large signal, low power mode			1.5	kHz
REFERENCE					
Internal					
Initial Accuracy	REF_OUT, T <sub>A</sub> = 25°C	2.495	2.5	2.505	V
Temperature Coefficient			±10	±38	ppm/°C
Reference Load Current, I <sub>L</sub>		-10		+10	mA
DC Power Supply Rejection	Line regulation		95		dB
Load Regulation, ΔV <sub>OUT</sub> /ΔI <sub>L</sub>			100		μV/mA
Voltage Noise, e <sub>N P-P</sub>	0.1 Hz to 10 Hz		6.8		μV rms
Voltage Noise Density, e <sub>N</sub>	1 kHz, 2.5 V reference		273.5		nV/√Hz
Turn On Settling Time	100 nF		1.5		ms
External					
Input Voltage	V <sub>REF</sub> = (REFx+ – REFx-)	1	2.5	AVDD1x	V
Buffer Headroom		AVSSx + 0.1		AVDD1x – 0.1	V
REFx– Input Voltage			AVSSx	AVDD1x – REFx+	V
Average REFx± Input Current	Current per channel				
	Reference buffer disabled, high resolution mode		18		μA/V
	Reference buffer precharge mode (pre-Q), high resolution mode		600		nA/V
	Reference buffer disabled, low power mode		4.5		μA/V
	Reference buffer pre-Q, low power mode		100		nA/V
	Reference buffer enabled, high resolution mode		12		nA/V
	Reference buffer enabled, low power mode		5		nA/V

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
TEMPERATURE RANGE					
Specified Performance	T <sub>MIN</sub> to T <sub>MAX</sub>	-40		+105	°C
Functional <sup>2</sup>	T <sub>MIN</sub> to T <sub>MAX</sub>	-40		+125	°C
TEMPERATURE SENSOR Accuracy			±2		°C
DIGITAL FILTER RESPONSE (SINC3)					
Group Delay					
Settling Time					
Pass Band					
Decimation Rate		64		4095.99	
See the SRC Group Delay section					
See the Settling Time section					
See the SRC Bandwidth section					
See the SRC Bandwidth section					
CLOCK SOURCE					
Frequency	High resolution mode	0.655		8.192	MHz
Duty Cycle	Low power mode	1.3		4.096	MHz
		45:55	50:50	55:45	%
Σ-Δ ADC					
Speed and Performance					
Resolution		24			Bits
ODR	High resolution mode			32	kSPS
No Missing Codes	Low power mode			8	kSPS
Up to 24 kSPS		24			Bits
AC Accuracy					
Dynamic Range	Shorted inputs, PGA <sub>GAIN</sub> = 1				
32 kSPS	High resolution mode		103		dB
8 kSPS	High resolution mode		113		dB
2 kSPS	Low power mode		103		dB
2 kSPS	Low power mode		113		dB
THD	-0.5 dBFS, high resolution mode		-109		dB
	-0.5 dBFS, low power mode		-105		dB
	f <sub>IN</sub> = 60 Hz		106		dB
Signal-to-Noise-and-Distortion Ratio (SINAD)					
SFDR	High resolution mode, 16 kSPS, PGA <sub>GAIN</sub> = 1		132		dB
Intermodulation Distortion (IMD)	f <sub>A</sub> = 50 Hz, f <sub>B</sub> = 51 Hz, high resolution mode		-125		dB
	f <sub>A</sub> = 50 Hz, f <sub>B</sub> = 51 Hz, low power mode		-105		dB
DC Power Supply Rejection	AVDD1x = 3.3 V		-90		dB
DC Common-Mode Rejection Ratio		80			dB
Crosstalk			-120		dB
DC ACCURACY					
INL					
High Resolution Mode	Endpoint method, PGA <sub>GAIN</sub> = 1		±8	±15	ppm of FSR
	Other PGA gains		±4	±15	ppm of FSR
Low Power Mode	Endpoint method, PGA <sub>GAIN</sub> = 1		±9	±17	ppm of FSR
	Other PGA gains		±6	±15	ppm of FSR
Offset Error			±15	±90	µV
Offset Error Drift	Over time		±0.25		µV/°C
			-2		µV/1000 hours

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Offset Matching		25			µV
Gain Error		±0.1			% FS
Gain Drift vs. Temperature		±0.75			ppm/°C
Gain Matching		±0.1			%
SAR ADC					
Speed and Performance					
Resolution		12			Bits
Analog Input Range		AVSS4 + 0.1		AVDD4 – 0.1	V
Analog Input Common-Mode Range		AVSS4 + 0.1	(AVDD4 + AVSS4)/2	AVDD4 – 0.1	V
Analog Input Dynamic Current	256 kSPS, 0 dBFS		±100		nA
Throughput				256	kSPS
DC Accuracy	Differential mode				
INL		1.5			LSB
DNL	No missing codes (12-bit)	–0.99		+1	LSB
Offset		±1			LSB
Gain		12			LSB
AC Performance					
SNR	1 kHz	66			dB
THD	1 kHz	–81			dB
VCM PIN					
Output		(AVDD1x + AVSSx)/2			V
Load Current, $I_L$		1			mA
Load Regulation, $\Delta V_{OUT}/\Delta I_L$		12			mV/mA
Short-Circuit Current		5			mA
LOGIC INPUTS					
Input Voltage		0.7 × IOVDD			V
High, $V_{IH}$			0.4		V
Low, $V_{IL}$			0.1		V
Hysteresis					V
Input Currents		–10		+10	µA
LOGIC OUTPUTS <sup>3</sup>					
Output Voltage		0.8 × IOVDD			V
High, $V_{OH}$	$IOVDD \geq 3 \text{ V}, I_{SOURCE} = 1 \text{ mA}$ $2.3 \text{ V} \leq IOVDD < 3 \text{ V}, I_{SOURCE} = 500 \mu\text{A}$	0.8 × IOVDD			V
Low, $V_{OL}$	$IOVDD < 2.3 \text{ V}, I_{SOURCE} = 200 \mu\text{A}$ $IOVDD \geq 3 \text{ V}, I_{SINK} = 2 \text{ mA}$ $2.3 \text{ V} \leq IOVDD < 3 \text{ V}, I_{SINK} = 1 \text{ mA}$ $IOVDD < 2.3 \text{ V}, I_{SINK} = 100 \mu\text{A}$	0.8 × IOVDD			V
Leakage Current	Floating state		0.4		V
Output Capacitance	Floating state		0.4		V
Σ-Δ ADC Data Output Coding			0.4		V
SAR ADC Data Output Coding			–10	+10	µA
			10		pF
				Two's complement Binary	

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
POWER SUPPLIES	All $\Sigma\Delta$ channels enabled				
AVDD1x – AVSSx $I_{AVDD1x}$ <sup>4, 5</sup>	Reference buffer pre-Q, VCM enabled, internal reference enabled	3.0		3.6	V
	High resolution mode		18.5	23.7	mA
	Low power mode		5	6.4	mA
	Reference buffer enabled, VCM enabled, internal reference enabled				
	High resolution mode		20.5	26.7	mA
	Low power mode		5.5	7.1	mA
	Reference buffer disabled, VCM disabled, internal reference disabled				
	High resolution mode		14.3	18.8	mA
	Low power mode		3.9	5.1	mA
AVDD2x – AVSSx $I_{AVDD2x}$		2.2		3.6	V
	High resolution mode		9	9.45	mA
	Low power mode		3.5	3.7	mA
AVDD4 – AVSSx $I_{AVDD4}$	AVDD1x – 0.3			AVDD1x	V
	SAR enabled		1.7	2	mA
	SAR disabled		1	10	$\mu$ A
AVSSxv – DGND $I_{IOVDD}$ – DGND		-1.8		0	V
	High resolution mode		1.8	3.6	V
	Low power mode		8	11.3	mA
			3	4.4	mA
Power Dissipation <sup>6</sup>	Internal buffers bypassed, internal reference disabled, internal oscillator disabled, SAR disabled				
High Resolution Mode	32 kSPS		117	136	mW
Low Power Mode	8 kSPS		38	44	mW
Power-Down	All ADCs disabled		530		$\mu$ W

<sup>1</sup> AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3, and AVSS4. This term is used throughout the data sheet.

<sup>2</sup> At temperatures higher than 105°C, the device can be operated normally, though slight degradation on the maximum/minimum specifications is expected because these specifications are only guaranteed up to 105°C. See the Typical Performance Characteristics section for plots showing the typical performance of the device at high temperatures.

<sup>3</sup> The SDO pin and the DOUTx pin are configured in the default mode of strength.

<sup>4</sup> AVDD1x = 3.3 V, AVSSx = GND = ground, IOVDD = 1.8 V, CMOS clock.

<sup>5</sup> Disabling either the VCM pin or the internal reference results in a 40  $\mu$ A typical current consumption reduction.

<sup>6</sup> Power dissipation is calculated using the maximum supply voltage, 3.6 V.

**DOUT<sub>x</sub> TIMING CHARACTERISTICS**


$\text{AVDD1x} = 1.65 \text{ V}$ ,  $\text{AVSSx}^1 = -1.65 \text{ V}$  (dual supply operation),  $\text{AVDD1x} = 3.3 \text{ V}$ ,  $\text{AVSSx} = \text{AGND}$  (single-supply operation),  $\text{AVDD2} - \text{AVSSx} = 2.2 \text{ V}$  to  $3.6 \text{ V}$ ;  $\text{IOVDD} = 1.8 \text{ V}$  to  $3.6 \text{ V}$ ;  $\text{DGND} = 0 \text{ V}$ ,  $\text{REFx+}/\text{REFx-} = 2.5 \text{ V}$  internal/external,  $\text{MCLK} = 8192 \text{ kHz}$ ; all specifications at  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , unless otherwise noted.

Table 2.

Parameter	Description <sup>2</sup>	Test Conditions/Comments	Min	Typ	Max	Unit
$t_1$	MCLK frequency	50:50	0.655	8.192		MHz
$t_2$	MCLK low time		60			ns
$t_3$	MCLK high time		60			ns
$t_4$	DCLK high time	MCLK/2	121			ns
$t_5$	DCLK low time	MCLK/2	121			ns
$t_6$	MCLK falling edge to DCLK rising edge			45		ns
$t_7$	MCLK falling edge to DCLK falling edge			45		ns
$t_8$	DCLK rising edge to $\overline{\text{DRDY}}$ rising edge		2			ns
$t_9$	DCLK rising edge to $\overline{\text{DRDY}}$ falling edge		1			ns
$t_{10}$	DOUT <sub>x</sub> setup time		20			ns
$t_{11}$	DOUT <sub>x</sub> hold time		20			ns

<sup>1</sup> AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3, and AVSS4. This term is used throughout the data sheet.

<sup>2</sup> All input signals are specified with  $t_R = t_F = 1 \text{ ns/V}$  (10% to 90% of IOVDD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .



12538-02

Figure 2. Data Interface Timing Diagram

**SPI TIMING CHARACTERISTICS**


AVDD1x = 1.65 V, AVSSx<sup>1</sup> = -1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = AGND, AVDD2 – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx- = 2.5 V (internal/external), MCLK = 8192 kHz; all specifications at T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.

**Table 3.**

Parameter	Description <sup>2</sup>	Test Conditions/Comments	Min	Typ	Max	Unit
t <sub>12</sub>	SCLK period	50:50			30	MHz
t <sub>13</sub>	SCLK low time		7			ns
t <sub>14</sub>	SCLK high time		7			ns
t <sub>15</sub>	SCLK rising edge to CS falling edge		10			ns
t <sub>16</sub>	CS falling edge to SCLK rising edge		10			ns
t <sub>17</sub>	SCLK rising edge to CS rising edge		10			ns
t <sub>18</sub>	CS rising edge to SCLK rising edge		10			ns
t <sub>19</sub>	Minimum CS high time		10			ns
t <sub>20</sub>	SDI setup time		5			ns
t <sub>21</sub>	SDI hold time		5			ns
t <sub>22A</sub>	CS falling edge to SDO enable (SPI = Mode 0)		30			ns
t <sub>22B</sub>	SCLK falling edge to SDO enable (SPI = Mode 1)		49			ns
t <sub>23</sub>	SDO setup time		10			ns
t <sub>24</sub>	SDO hold time		10			ns
t <sub>25</sub>	CS rising edge to SDO disable		30			ns

<sup>1</sup> AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3, and AVSS4. This term is used throughout the data sheet.

<sup>2</sup> All input signals are specified with t<sub>r</sub> = t<sub>f</sub> = 1 ns/V (10% to 90% of IOVDD) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2.



12539-003

Figure 3. SPI Control Interface Timing Diagram

## SYNCHRONIZATION PINS AND RESET TIMING CHARACTERISTICS


$\text{AVDD1x} = 1.65 \text{ V}$ ,  $\text{AVSSx}^1 = -1.65 \text{ V}$  (dual supply operation),  $\text{AVDD1x} = 3.3 \text{ V}$ ,  $\text{AVSSx} = \text{AGND}$ ,  $\text{AVDD2} - \text{AVSSx} = 2.2 \text{ V to } 3.6 \text{ V}$ ;  $\text{IOVDD} = 1.8 \text{ V to } 3.6 \text{ V}$ ;  $\text{DGND} = 0 \text{ V}$ ,  $\text{REFx+}/\text{REFx-} = 2.5 \text{ V}$  (internal/external),  $\text{MCLK} = 8192 \text{ kHz}$ ; all specifications at  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , unless otherwise noted.

Table 4.

Parameter	Description <sup>2</sup>	Test Conditions/Comments	Min	Typ	Max	Unit
$t_{26}$	START setup time		10			ns
$t_{27}$	START hold time	MCLK				ns
$t_{28}$	MCLK falling edge to $\overline{\text{SYNC\_OUT}}$ falling edge	MCLK				ns
$t_{29}$	$\overline{\text{SYNC\_IN}}$ setup time		10			ns
$t_{30}$	$\overline{\text{SYNC\_IN}}$ hold time	MCLK				ns
$t_{\text{INIT\_SYNC\_IN}}$	$\overline{\text{SYNC\_IN}}$ rising edge to first $\overline{\text{DRDY}}$	16 kSPS, high resolution mode	145			$\mu\text{s}$
$t_{\text{INIT\_RESET}}$	$\overline{\text{RESET}}$ rising edge to first $\overline{\text{DRDY}}$	16 kSPS, high resolution mode	225			$\mu\text{s}$
$t_{31}$	$\overline{\text{RESET}}$ hold time		$2 \times \text{MCLK}$			ns
$t_{\text{POWER\_UP}}$	Start time	$t_{\text{POWER\_UP}}$ is not shown in Figure 4	2			ms

<sup>1</sup> AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3, and AVSS4. This term is used throughout the data sheet.

<sup>2</sup> All input signals are specified with  $t_r = t_f = 1 \text{ ns/V}$  (10% to 90% of IOVDD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .



12558-004

Figure 4. Synchronization Pins and Reset Control Interface Timing Diagram

**SAR ADC TIMING CHARACTERISTICS**

$\text{AVDD1x} = 1.65 \text{ V}$ ,  $\text{AVSSx}^1 = -1.65 \text{ V}$  (dual supply operation),  $\text{AVDD1x} = 3.3 \text{ V}$ ,  $\text{AVSSx} = \text{AGND}$ ,  $\text{AVDD2} - \text{AVSSx} = 2.2 \text{ V}$  to  $3.6 \text{ V}$ ;  $\text{IOVDD} = 1.8 \text{ V}$  to  $3.6 \text{ V}$ ;  $\text{DGND} = 0 \text{ V}$ ,  $\text{REFx+}/\text{REFx-} = 2.5 \text{ V}$  (internal/external),  $\text{MCLK} = 8192 \text{ kHz}$ ; all specifications at  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , unless otherwise noted.

**Table 5.**

Parameter	Description <sup>2</sup>	Min	Typ	Max	Unit
$t_{32}$	Conversion time	1		3.4	$\mu\text{s}$
$t_{33}$	Acquisition time <sup>3</sup>	500			ns
$t_{34}$	Delay time	50			ns
$t_{35}$	Throughput data rate			256	kSPS

<sup>1</sup> AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3 and AVSS4. This term is used throughout the data sheet.

<sup>2</sup> All input signals are specified with  $t_R = t_F = 1 \text{ ns/V}$  (10% to 90% of IOVDD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .

<sup>3</sup> Direct mode enabled. If deglitch mode is enabled, add 1.5/MCLK as described in Table 29.




Figure 5. SAR ADC Timing Diagram

**GPIO SRC UPDATE TIMING CHARACTERISTICS**

$\text{AVDD1x} = 1.65 \text{ V}$ ,  $\text{AVSSx}^1 = -1.65 \text{ V}$  (dual supply operation),  $\text{AVDD1x} = 3.3 \text{ V}$ ,  $\text{AVSSx} = \text{AGND}$ ,  $\text{AVDD2} - \text{AVSSx} = 2.2 \text{ V}$  to  $3.6 \text{ V}$ ;  $\text{IOVDD} = 1.8 \text{ V}$  to  $3.6 \text{ V}$ ;  $\text{DGND} = 0 \text{ V}$ ,  $\text{REFx+}/\text{REFx-} = 2.5 \text{ V}$  (internal/external),  $\text{MCLK} = 8192 \text{ kHz}$ ; all specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , unless otherwise noted.

**Table 6.**

Parameter	Description <sup>2</sup>	Min	Typ	Max	Unit
$t_{36}$	GPIO2 setup time	10			ns
$t_{37}$	GPIO2 hold time	MCLK			ns
$t_{37}$	High resolution mode	2 × MCLK			ns
$t_{37}$	Low power mode				
$t_{38}$	MCLK rising edge to GPIO1 rising edge time	20			ns
$t_{39}$	GPIO0 setup time	5			ns
$t_{40}$	GPIO0 hold time	MCLK			ns

<sup>1</sup> AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3 and AVSS4. This term is used throughout the data sheet.

<sup>2</sup> All input signals are specified with  $t_R = t_F = 1 \text{ ns/V}$  (10% to 90% of IOVDD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .




Figure 6. GPIOs for SRC Update Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 7.

Parameter	Rating
Any Supply Pin to AVSSx	-0.3 V to +3.96 V
AVSSx to DGND	-1.98 V to +0.3 V
AREGxCAP to AVSSx	-0.3 V to +1.98 V
DREGCAP to DGND	-0.3 V to +1.98 V
IOVDD to DGND	-0.3 V to +3.96 V
IOVDD to AVSSx	-0.3 V to +5.94 V
AVDD4 to AVSSx	AVDD1x – 0.3 V to 3.96 V
Analog Input Voltage	AVSSx – 0.3 V to AVDD1x + 0.3 V or 3.96 V (whichever is less)
REFx± Input Voltage	AVSSx – 0.3 V to AVDD1x + 0.3 V or 3.96 V (whichever is less)
AUXAIN±	AVSSx – 0.3 V to AVDD4 + 0.1 V or 3.96 V (whichever is less)
Digital Input Voltage to DGND	DGND – 0.3 V to IOVDD + 0.3 V or 3.96 V (whichever is less)
Digital Output Voltage to DGND	DGND – 0.3 V to IOVDD + 0.3 V or 3.96 V (whichever is less)
XTAL1 to DGND	DGND – 0.3 V to DREGCAP + 0.3 V or 1.98 V (whichever is less)
AINx±, AUXAIN±, and Digital Input Current	±10 mA
Operating Temperature Range	-40°C to +125°C
Junction Temperature, T <sub>j</sub> Maximum	150°C
Storage Temperature Range	-65°C to +150°C
Reflow Soldering	260°C
ESD	2 kV
Field Induced Charged Device Model (FICDM)	500 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

Table 8. Thermal Resistance

Package Type <sup>1</sup>	θ <sub>JA</sub>	θ <sub>JB</sub>	Ψ <sub>JT</sub>	Ψ <sub>JB</sub>	Unit
64-Lead LFCSP					
No Thermal Vias	30.43	N/A <sup>2</sup>	0.13	6.59	°C/W
49 Thermal Vias	22.62	3.17	0.09	3.19	°C/W

<sup>1</sup> Thermal impedance simulated values are based on a JEDEC 252P thermal test board. See JEDEC JESD51.

<sup>2</sup> N/A means not applicable.


## ESD CAUTION



### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



12538-007

Figure 7. Pin Configuration

Table 9. Pin Function Descriptions

Pin No.	Mnemonic	Type	Direction	Description
1	AIN0–	Analog input	Input	Analog Input Channel 0, Negative.
2	AIN0+	Analog input	Input	Analog Input Channel 0, Positive.
3	AIN1–	Analog input	Input	Analog Input Channel 1, Negative.
4	AIN1+	Analog input	Input	Analog Input Channel 1, Positive.
5	AVSS1A	Supply	Supply	Negative Front-End Analog Supply for Channel 0 to Channel 3, Typical at –1.65 V (Dual Supply) or AGND (Single Supply). Connect all the AVSSx pins to the same potential.
6	AVDD1A	Supply	Supply	Positive Front-End Analog Supply for Channel 0 to Channel 3, Typical at AVSSx + 3.3 V. Connect this pin to AVDD1B.
7	REF1–	Reference	Input	Negative Reference Input 1 for Channel 0 to Channel 3, Typical at AVSSx. Connect all the REFx– pins to the same potential.
8	REF1+	Reference	Input	Positive Reference Input 1 for Channel 0 to Channel 3, Typical at REF1– + 2.5 V.
9	AIN2–	Analog input	Input	Analog Input Channel 2, Negative.
10	AIN2+	Analog input	Input	Analog Input Channel 2, Positive.
11	AIN3–	Analog input	Input	Analog Input Channel 3, Negative.
12	AIN3+	Analog input	Input	Analog Input Channel 3, Positive.
13	MODE0/GPIO0	Digital I/O	I/O	Mode 0 Input in Pin Control Mode (MODE0). See Table 14 for more details. Configurable General-Purpose Input/Output 0 in SPI Control Mode (GPIO0). If not in use, connect this pin to DGND or IOVDD.
14	MODE1/GPIO1	Digital I/O	I/O	Mode 1 Input in Pin Control Mode (MODE1). See Table 14 for more details. Configurable General-Purpose Input/Output 1 in SPI Control Mode (GPIO1). If not in use, connect this pin to DGND or IOVDD.

Pin No.	Mnemonic	Type	Direction	Description
15	MODE2/GPIO2	Digital I/O	I/O	Mode 2 Input in Pin Control Mode (MODE2). See Table 14 for more details. Configurable General-Purpose Input/Output 2 in SPI Control Mode (GPIO2). If not in use, connect this pin to DGND or IOVDD.
16	MODE3/ALERT	Digital I/O	I/O	Mode 3 Input in Pin Control Mode (MODE3). See Table 14 for more details. Alert Output in SPI Control Mode (ALERT).
17	CONVST_SAR	Digital input	Input	$\Sigma\Delta$ Output Interface Selection Pin in Pin Control Mode. See Table 13 for more details. This pin also functions as the start for the SAR conversion in SPI control mode.
18	ALERT/ $\overline{CS}$	Digital input	Input	Alert Output in Pin Control Mode (ALERT). Chip Select in SPI Control Mode ( $\overline{CS}$ ).
19	DCLK2/SCLK	Digital input	Input	DCLK Frequency Selection Pin 2 in Pin Control Mode (DCLK2). See Table 15 for more details.
20	DCLK1/SDI	Digital input	Input	SPI Clock in SPI Control Mode (SCLK). DCLK Frequency Selection Pin 1 in Pin Control Mode (DCLK1). See Table 15 for more details.
21	DCLK0/SDO	Digital output	Output	SPI Data Input in SPI Control Mode (SDI). Connect this pin to DGND if the device is configured in pin control mode with the SPI as the data output interface. DCLK Frequency Selection Pin 0 in Pin Control Mode (DCLK0). See Table 15 for more details.
22	DGND	Supply	Supply	Digital Ground.
23	DREGCAP	Supply	Output	Digital Low Dropout (LDO) Output. Decouple this pin to DGND with a 1 $\mu$ F capacitor.
24	IOVDD	Supply	Supply	Digital Levels Input/Output and Digital LDO (DLDO) Supply from 1.8 V to 3.6 V. IOVDD must not be lower than DREGCAP.
25	DOUT3	Digital output	I/O	Data Output Pin 3. If the device is configured in daisy-chain mode, this pin acts as an input pin. See the Daisy-Chain Mode section for more details.
26	DOUT2	Digital output	I/O	Data Output Pin 2. If the device is configured in daisy-chain mode, this pin acts as an input pin. See the Daisy-Chain Mode section for more details.
27	DOUT1	Digital output	Output	Data Output Pin 1.
28	DOUT0	Digital output	Output	Data Output Pin 0.
29	DCLK	Digital output	Output	Data Output Clock.
30	DRDY	Digital output	Output	Data Output Ready Pin.
31	XTAL1	Clock	Input	Crystal 1 Input Connection. If CMOS is used as a clock source, tie this pin to DGND. See Table 12 for more details.
32	XTAL2/MCLK	Clock	Input	Crystal 2 Input Connection (XTAL2). See Table 12 for more details. CMOS Clock (MCLK). See Table 12 for more details.
33	$\overline{\text{START}}$	Digital input	Input	Synchronization Pulse. This pin internally synchronizes an external $\overline{\text{START}}$ asynchronous pulse with MCLK. The synchronize signal is shifted out by the SYNC_OUT pin. If not in use, tie this pin to DGND. See the Phase Adjustment section and the Digital Reset and Synchronization Pins section for more details.
34	$\overline{\text{SYNC\_OUT}}$	Digital output	Input	Synchronization Signal. This pin generates a synchronous pulse generated and driven by hardware (via the START pin) or by software (GENERAL_USER_CONFIG_2, Bit 0). If this pin is in use, it must be wired to the $\overline{\text{SYNC\_IN}}$ pin. See the Phase Adjustment section and the Digital Reset and Synchronization Pins section for more details.
35	$\overline{\text{SYNC\_IN}}$	Digital input	Input	Reset for the Internal Digital Block and Synchronize for Multiple Devices. See the Digital Reset and Synchronization Pins section for more details.
36	$\overline{\text{RESET}}$	Digital input	Input	Asynchronous Reset Pin. This pin resets all registers to their default value. It is recommended to generate a pulse on this pin after the device is powered up because a slow slew rate in the supplies may generate an incorrect initialization in the digital block.
37	AIN7+	Analog input	Input	Analog Input Channel 7, Positive.
38	AIN7-	Analog input	Input	Analog Input Channel 7, Negative.
39	AIN6+	Analog input	Input	Analog Input Channel 6, Positive.
40	AIN6-	Analog input	Input	Analog Input Channel 6, Negative.
41	REF2+	Reference	Input	Positive Reference Input 2 for Channel 4 to Channel 7, Typical at REF2+ – 2.5 V.

<b>Pin No.</b>	<b>Mnemonic</b>	<b>Type</b>	<b>Direction</b>	<b>Description</b>
42	REF2-	Reference	Input	Negative Reference Input 2 for Channel 4 to Channel 7, Typical at AVSSx. Connect all the REFx- pins to the same potential.
43	AVDD1B	Supply	Supply	Positive Front-End Analog Supply for Channel 4 to Channel 7. Connect this pin to AVDD1A.
44	AVSS1B	Supply	Supply	Negative Front-End Analog Supply for Channel 4 to Channel 7, typical at -1.65 V (Dual Supply) or AGND (Single Supply). Connect all the AVSSx pins to the same potential.
45	AIN5+	Analog input	Input	Analog Input Channel 5, Positive.
46	AIN5-	Analog input	Input	Analog Input Channel 5, Negative.
47	AIN4+	Analog input	Input	Analog Input Channel 4, Positive.
48	AIN4-	Analog input	Input	Analog Input Channel 4, Negative.
49	REF_OUT	Reference	Output	2.5 V Reference Output. Connect a 100 nF capacitor on this pin if using the internal reference.
50	AVSS2B	Supply	Supply	Negative Analog Supply. Connect all the AVSSx pins to the same potential.
51	AREG2CAP	Supply	Output	Analog LDO Output 2. Decouple this pin to AVSS2B with a 1 $\mu$ F capacitor.
52	AVDD2B	Supply	Supply	Positive Analog Supply. Connect this pin to AVDD2A.
53	AVSS3	Supply	Supply	Negative Analog Ground. Connect all the AVSSx pins to the same potential.
54	FORMAT1	Digital input	Input	Output Data Frame 1. See Table 13 for more details.
55	FORMAT0	Digital input	Input	Output Data Frame 0. See Table 13 for more details.
56	CLK_SEL	Digital input	Input	Select Clock Source. See Table 12 for more details.
57	VCM	Analog output	Output	Common-Mode Voltage Output, Typical at (AVDD1 + AVSSx)/2.
58	AVDD2A	Supply	Input	Analog Supply from 2.2 V to 3.6 V. AVSS2x must not be lower than AREGxCAP. Connect this pin to AVDD2B.
59	AREG1CAP	Supply	Output	Analog LDO Output 1. Decouple this pin to AVSSx with a 1 $\mu$ F capacitor.
60	AVSS2A	Supply	Input	Negative Analog supply. Connect all the AVSSx pins to the same potential.
61	AVSS4	Supply	Supply	Negative SAR Analog Supply and Reference. Connect all AVSSx pins to the same potential.
62	AVDD4	Supply	Supply	Positive SAR Analog Supply and Reference Source.
63	AUXAIN+	Analog input	Input	Positive SAR Analog Input Channel.
64	AUXAIN-	Analog input	Input	Negative SAR Analog Input Channel.
	EPAD	Supply	Input	Exposed Pad. Connect the exposed pad to AVSSx.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. INL vs. Input Voltage and Channel at 16 kSPS, High Resolution Mode




Figure 11. INL vs. Input Voltage and Channel at 4 kSPS, Low Power Mode




Figure 9. INL vs. Input Voltage and PGA Gain at 16 kSPS, High Resolution Mode




Figure 12. INL vs. Input Voltage and PGA Gain at 4 kSPS, Low Power Mode




Figure 10. INL vs. Input Voltage and Temperature at 16 kSPS, High Resolution Mode




Figure 13. INL vs. Input Voltage and Temperature at 4 kSPS, Low Power Mode




Figure 14. INL vs. Input Voltage and Reference Voltage ( $V_{REF}$ ) at 16 kSPS, High Resolution Mode




Figure 17. INL vs. Input Voltage and  $V_{REF}$  at 4 kSPS, Low Power Mode




Figure 15. INL vs. Input Voltage and  $V_{CM}$  at 16 kSPS, High Resolution Mode




Figure 18. INL vs. Input Voltage and  $V_{CM}$  at 4 kSPS, Low Power Mode




Figure 16. Noise Histogram at 16 kSPS, High Resolution Mode




Figure 19. Noise Histogram at 4 kSPS, Low Power Mode




Figure 20. Noise vs. Temperature at 16 kSPS, High Resolution Mode




Figure 23. Noise vs. Temperature at 4 kSPS, Low Power Mode




Figure 21. Noise vs. Clock Frequency, High Resolution Mode




Figure 24. Noise vs. Clock Frequency, Low Power Mode




Figure 22. Noise vs. ODR, High Resolution Mode







Figure 25. Noise vs. ODR, Low Power Mode




12538-226




12538-229




12538-227



12538-230



12538-228



12538-231




Figure 32. THD vs. Input Voltage at 16 kSPS, High Resolution Mode




Figure 35. THD vs. Input Voltage at 4 kSPS, Low Power Mode




Figure 33. THD vs. Reference Voltage at 16 kSPS, High Resolution Mode




Figure 36. THD vs. Reference Voltage at 4 kSPS, Low Power Mode




Figure 34. THD vs. MCLK Frequency, High Resolution Mode




Figure 37. THD vs. MCLK Frequency, Low Power Mode

