



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

ADuCM302x Ultra Low Power ARM Cortex-M3 MCU with Integrated Power Management Hardware Reference

Revision 1.0, March 2017

Part Number
82-100125-01

Analog Devices, Inc.
One Technology Way
Norwood, MA 02062-9106



Notices

Copyright Information

© 2017 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

Disclaimer

Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.

Trademark and Service Mark Notice

The Analog Devices logo, Blackfin, CrossCore, EngineerZone, EZ-Board, EZ-KIT Lite, EZ-Extender, SHARC, and VisualDSP++ are registered trademarks of Analog Devices, Inc.

Blackfin+, SHARC+, and EZ-KIT Mini are trademarks of Analog Devices, Inc.

All other brand and product names are trademarks or service marks of their respective owners.

Contents

Introduction

ADuCM302x MCU Features.....	1–1
ADuCM302x Functional Description.....	1–2
ADuCM302x Block Diagram.....	1–2
Memory Architecture.....	1–3
SRAM Region	1–3
System Region	1–4
Flash Controller.....	1–5
Cache Controller	1–5
ARM Cortex-M3 Memory Subsystem	1–5
Booting	1–5
Security Features.....	1–6
Safety Features.....	1–6
Multi Parity Bit Protected L1 Memories.....	1–6
Programmable GPIOs	1–6
Timers	1–7
Power Management	1–7
Clocking.....	1–8
Real-Time Clock (RTC)	1–8
System Debug	1–9
Beeper Driver	1–9
Cryptographic Accelerator (Crypto)	1–10
CRC Accelerator.....	1–10
True Random Number Generator (TRNG)	1–10
Serial Ports (SPORTs)	1–11
Serial Peripheral Interface (SPI) Ports.....	1–11
UART Ports.....	1–12

Inter-Integrated Circuit (I ² C)	1–12
Analog-to-Digital Converter (ADC) Subsystem.....	1–12
Reference Designs.....	1–12
Development Tools.....	1–12
ADuCM302x Peripheral Memory Map	1–13
Debug (DBG)	
DBG Features	2–1
DBG Functional Description.....	2–1
Serial Wire Interface	2–1
DBG Operating Modes	2–2
Serial Wire Protocol.....	2–2
Debug Access Port (DAP).....	2–4
Debug Port	2–4
ADuCM302x SYS Register Descriptions	2–5
ADI Identification	2–6
Chip Identifier	2–7
Serial Wire Debug Enable	2–8
Events (Interrupts and Exceptions)	
Events Features	3–1
Events Interrupts and Exceptions.....	3–1
Cortex Exceptions.....	3–1
Nested Vectored Interrupt Controller	3–2
Handling Interrupt Registers.....	3–4
External Interrupt Configuration.....	3–4
ADuCM302x XINT Register Descriptions	3–5
External Interrupt Configuration	3–6
External Interrupt Clear	3–9
External Wakeup Interrupt Status	3–10
Non-Maskable Interrupt Clear	3–12

Power Management (PMG)

Power Management Features	4-1
Power Management Functional Description	4-1
Power-up Sequence.....	4-1
Operating Modes	4-2
Active Mode	4-2
Flexi Mode.....	4-2
Hibernate Mode	4-3
Shutdown Mode	4-3
Programming Sequence	4-4
Configuring Hibernate Mode	4-4
Configuring Shutdown Mode.....	4-5
Wake-up Sequence	4-5
Monitor Voltage Control	4-6
ADuCM302x PMG Register Descriptions	4-7
HP Buck Control	4-9
Power Supply Monitor Interrupt Enable	4-10
Power Supply Monitor Status	4-12
Key Protection for PMG_PWRMOD and PMG_SRAMRET	4-15
Power Mode Register	4-16
Reset Status	4-17
Shutdown Status Register	4-18
Control for Retention SRAM in Hibernate Mode	4-19
ADuCM302x PMG_TST Register Descriptions	4-19
Clear GPIO After Shutdown Mode	4-20
Scratch Pad Saved in Battery Domain	4-21
Scratch Pad Image	4-22
Control for SRAM Parity and Instruction SRAM	4-23
Initialization Status Register	4-25

General Purpose Input/Output (GPIO)

GPIO Features.....	5–1
GPIO Functional Description.....	5–1
GPIO Block Diagram.....	5–1
ADuCM302x GPIO Multiplexing.....	5–3
GPIO Operating Modes	5–5
IO Pull-Up or Pull-Down Enable	5–5
IO Data In	5–5
IO Data Out.....	5–5
Bit Set.....	5–5
Bit Clear	5–5
Bit Toggle	5–5
IO Data Output Enable.....	5–5
Interrupts	5–6
Interrupt Polarity.....	5–6
Interrupt A Enable.....	5–6
Interrupt B Enable.....	5–6
Interrupt Status	5–6
GPIO Programming Model	5–7
ADuCM302x GPIO Register Descriptions	5–7
Port Configuration	5–9
Port Data Out Clear	5–11
Port Drive Strength Select	5–12
Port Input Path Enable	5–13
Port Interrupt A Enable	5–14
Port Interrupt B Enable	5–15
Port Registered Data Input	5–16
Port Interrupt Status	5–17
Port Output Enable	5–18
Port Data Output	5–19

Port Output Pull-up/Pull-down Enable	5–20
Port Interrupt Polarity	5–21
Port Data Out Set	5–22
Port Pin Toggle	5–23

System Clocks

System Clock Features	6–1
System Clock Functional Description	6–2
System Clock Block Diagram	6–2
Clock Muxes.....	6–2
Clock Dividers.....	6–3
Clock Gating	6–4
PLL Settings	6–4
PLL Interrupts.....	6–5
PLL Programming Sequence	6–5
Crystal Programming.....	6–6
Oscillator Programming	6–7
Oscillators	6–7
System Clock Interrupts and Exceptions.....	6–8
Setting the System Clocks.....	6–8
Set System Clock to PLL Input Source	6–8
Set System Clock to XTAL	6–11
Changing System Clock Source	6–13
ADuCM302x CLKG_OSC Register Descriptions	6–14
Oscillator Control	6–15
Key Protection for CLKG_OSC_CTL	6–18
ADuCM302x CLKG_CLK Register Descriptions	6–18
Miscellaneous Clock Settings	6–19
Clock Dividers	6–22
System PLL	6–24

User Clock Gating Control	6–26
Clocking Status	6–29
Reset (RST)	
ADuCM302x Reset Register Description	7–2
Reset Status	7–3
Flash Controller (FLASH)	
Flash Features	8–1
Supported Commands.....	8–1
Protection and Integrity Features.....	8–2
Flash Functional Description	8–2
Organization	8–2
Flash Access	8–5
Reading Flash.....	8–6
Erasing Flash	8–6
Writing Flash.....	8–6
Protection and Integrity.....	8–10
Integrity of Info Space.....	8–10
User Space Protection.....	8–11
Runtime Configuration.....	8–12
Meta Data Configuration	8–12
Signatures.....	8–13
Key Register	8–14
ECC	8–14
Clock and Timings	8–16
Flash Operating Modes.....	8–16
Clock Gating	8–17
Flash Interrupts and Exceptions.....	8–17
Flash Programming Model.....	8–17
Programming Guidelines.....	8–17

ADuCM302x FLCC Register Descriptions	8-18
IRQ Abort Enable (Upper Bits)	8-19
IRQ Abort Enable (Lower Bits)	8-20
Flash Security	8-21
Volatile Flash Configuration	8-22
Command	8-23
ECC Status (Address)	8-27
ECC Configuration	8-28
Interrupt Enable	8-29
Key	8-30
Write Address	8-31
Write Lower Data	8-32
Write Upper Data	8-33
Lower Page Address	8-34
Upper Page Address	8-35
Signature	8-36
Status	8-37
Time Parameter 0	8-43
Time Parameter 1	8-45
User Configuration	8-46
Write Protection	8-48
Write Abort Address	8-49

Static Random Access Memory (SRAM)

SRAM Features.....	9-1
SRAM Configuration	9-1
Instruction SRAM vs Data SRAM.....	9-1
SRAM Retention in Hibernate Mode	9-2
SRAM Programming Model	9-2
SRAM Parity	9-2

SRAM Initialization.....	9–3
Initialization in Cache	9–4
ADuCM302x SRAM Register Description	9–4
Initialization Status Register	9–5
Control for SRAM Parity and Instruction SRAM	9–6
Control for Retention SRAM in Hibernate Mode	9–8
Cache	
Cache Programming Model	10–1
Programming Guidelines.....	10–1
ADuCM302x FLCC_CACHE Register Descriptions	10–1
Cache Key	10–2
Cache Setup	10–3
Cache Status	10–4
Direct Memory Access (DMA)	
DMA Features	11–1
DMA Functional Description	11–2
DMA Architectural Concepts	11–3
DMA Operating Modes.....	11–3
Channel Control Data Structure.....	11–3
Source Data End Pointer	11–5
Destination Data End Pointer	11–5
Control Data Configuration	11–5
DMA Priority.....	11–8
DMA Transfer Types	11–9
Invalid	11–9
Basic.....	11–9
Auto-Request.....	11–10
Ping-Pong	11–10
Memory Scatter-Gather.....	11–12

Peripheral Scatter-Gather	11–14
DMA Interrupts and Exceptions.....	11–16
Error Management	11–16
Address Calculation.....	11–16
Address Decrement.....	11–17
Endian Operation.....	11–18
DMA Channel Enable/Disable.....	11–19
DMA Master Enable	11–20
Power-down Considerations	11–20
DMA Programming Model.....	11–20
Programming Guidelines.....	11–20
ADuCM302x DMA Register Descriptions	11–21
DMA Channel Alternate Control Database Pointer	11–22
DMA Channel Primary Alternate Clear	11–23
DMA Channel Primary Alternate Set	11–24
DMA Channel Bytes Swap Enable Clear	11–25
DMA Channel Bytes Swap Enable Set	11–26
DMA Configuration	11–27
DMA Channel Destination Address Decrement Enable Clear	11–28
DMA Channel Destination Address Decrement Enable Set	11–29
DMA Channel Enable Clear	11–30
DMA Channel Enable Set	11–31
DMA per Channel Error Clear	11–32
DMA Bus Error Clear	11–33
DMA per Channel Invalid Descriptor Clear	11–34
DMA Channel Primary Control Database Pointer	11–35
DMA Channel Priority Clear	11–36
DMA Channel Priority Set	11–37
DMA Controller Revision ID	11–38
DMA Channel Request Mask Clear	11–39

DMA Channel Request Mask Set	11–40
DMA Channel Source Address Decrement Enable Clear	11–41
DMA Channel Source Address Decrement Enable Set	11–42
DMA Status	11–43
DMA Channel Software Request	11–44

Cryptography (CRYPTO)

Crypto Features	12–1
Crypto Functional Description	12–2
Crypto Block Diagram	12–2
Crypto Operating Modes.....	12–3
Crypto Data Transfer.....	12–3
Crypto Data Rate	12–3
DMA Capability.....	12–4
Core Transfer.....	12–4
Data Formating	12–4
Interrupts.....	12–5
Crypto Error Conditions	12–6
Crypto Status Bits.....	12–6
IN_DATA_CNT/OUT_DATA_CNT.....	12–6
HASH_READY.....	12–7
HASH_BUSY.....	12–7
IN_OVF_INT	12–7
Crypto Keys.....	12–7
Key Length	12–7
Key Programming	12–7
Crypto Power Saver Mode	12–8
Registers with Mode Specific Roles.....	12–8
Crypto Programming Model.....	12–10
Enabling Crypto	12–10

Key Programming	12–10
Data Transfer.....	12–10
Block Mode of Operation	12–10
Mode Specific Parameters.....	12–11
Payload and Associated Data Formatting.....	12–11
Programming Flow for SHA-Only Operation.....	12–12
Software Operation in CCM Mode	12–13
ADuCM302x CRYPT Register Descriptions	12–15
AES Key Bits [31:0]	12–17
AES Key Bits [63:32]	12–18
AES Key Bits [95:64]	12–19
AES Key Bits [127:96]	12–20
AES Key Bits [159:128]	12–21
AES Key Bits [191:160]	12–22
AES Key Bits [223:192]	12–23
AES Key Bits [255:224]	12–24
NUM_VALID_BYTESS	12–25
Configuration Register	12–26
Counter Initialization Vector	12–29
Payload Data Length	12–30
Input Buffer	12–31
Interrupt Enable Register	12–32
Nonce Bits [31:0]	12–33
Nonce Bits [63:32]	12–34
Nonce Bits [95:64]	12–35
Nonce Bits [127:96]	12–36
Output Buffer	12–37
Authentication Data Length	12–38
SHA Bits [31:0]	12–39
SHA Bits [63:32]	12–40

SHA Bits [95:64]	12–41
SHA Bits [127:96]	12–42
SHA Bits [159:128]	12–43
SHA Bits [191:160]	12–44
SHA Bits [223:192]	12–45
SHA Bits [255:224]	12–46
SHA Last Word and Valid Bits Information	12–47
Status Register	12–48

True Random Number Generator (TRNG)

TRNG Features	13–1
TRNG Functional Description	13–1
TRNG Block Diagram	13–1
TRNG Oscillator Counter	13–2
TRNG Entropy and Surprisal.....	13–4
Oscillator Count Difference	13–5
TRNG Interrupts and Exceptions.....	13–5
ADuCM302x RNG Register Descriptions	13–5
RNG Control Register	13–7
RNG Data Register	13–8
RNG Sample Length Register	13–9
Oscillator Count	13–10
Oscillator Difference	13–11
RNG Status Register	13–12

Cyclic Redundancy Check (CRC)

CRC Features.....	14–1
CRC Functional Description	14–1
CRC Block Diagram.....	14–1
CRC Architectural Concepts	14–2
CRC Operating Modes	14–2

Polynomial	14–3
Reset and Hibernate Modes.....	14–5
CRC Data Transfer	14–5
CRC Interrupts and Exceptions	14–5
CRC Programming Model.....	14–5
Mirroring Options.....	14–7
ADuCM302x CRC Register Descriptions	14–7
CRC Control	14–9
Input Data Bits	14–11
Input Data Byte	14–12
Input Data Word	14–13
Programmable CRC Polynomial	14–14
CRC Result	14–15
Serial Peripheral Interface (SPI)	
SPI Features.....	15–1
SPI Functional Description.....	15–2
SPI Block Diagram.....	15–2
MISO (Master In, Slave Out) Pin.....	15–3
MOSI (Master Out, Slave In) Pin.....	15–3
SCLK (Serial Clock I/O) Pin	15–3
Chip Select (CS I/O) Pin.....	15–3
SPI Operating Modes	15–4
Wired-OR Mode (WOM)	15–4
General Instructions.....	15–4
Power-down Mode	15–4
SPIH vs SPI0/SPI1.....	15–5
Interfacing with SPI Slaves	15–5
Flow Control	15–6
Three-Pin Mode	15–8

SPI Data Transfer	15–8
Transmit Initiated Transfer.....	15–9
Receive Initiated Transfer	15–9
Transfers in Slave Mode.....	15–10
SPI Data Underflow and Overflow.....	15–11
SPI Interrupts and Exceptions	15–11
Transmit Interrupt.....	15–12
Receive Interrupt.....	15–12
Underflow/Overflow Interrupts.....	15–13
SPI Programming Model.....	15–13
SPI DMA	15–13
ADuCM302x SPI Register Descriptions	15–15
Transfer Byte Count	15–16
Chip Select Control for Multi-slave Connections	15–17
Chip Select Override	15–18
SPI Configuration	15–19
SPI Baud Rate Selection	15–22
SPI DMA Enable	15–23
FIFO Status	15–24
Flow Control	15–25
SPI Interrupts Enable	15–27
Read Control	15–30
Receive	15–32
Status	15–33
Transmit	15–36
Wait Timer for Flow Control	15–37
Serial Port (SPORT)	
SPORT Features	16–1
Signal Description	16–2

SPORT Functional Description.....	16–3
SPORT Block Diagram	16–3
SPORT Transfer.....	16–4
Multiplexer Logic	16–5
Serial Clock	16–7
Frame Sync	16–8
Frame Sync Options	16–9
Sampling Edge.....	16–11
Premature Frame Sync Error Detection	16–12
Serial Word Length.....	16–13
Number of Transfers.....	16–13
SPORT Power Management.....	16–13
SPORT Operating Modes	16–14
Mode Selection	16–14
SPORT Data Transfer	16–15
Single Word (Core) Transfers.....	16–15
DMA Transfers.....	16–16
SPORT Data Buffers	16–16
Data Buffer Status	16–16
Data Buffer Packing	16–17
SPORT Interrupts and Exceptions.....	16–17
Error Detection	16–18
System Transfer Interrupts	16–18
Transfer Finish Interrupt (TFI).....	16–18
SPORT Programming Model	16–19
ADuCM302x SPORT Register Descriptions	16–19
Half SPORT 'A' Control	16–21
Half SPORT 'B' Control	16–25
Half SPORT 'A' Divisor	16–29
Half SPORT 'B' Divisor	16–30

Half SPORT A's Interrupt Enable	16–31
Half SPORT B's Interrupt Enable	16–33
Half SPORT A Number of Transfers	16–35
Half SPORT B Number of Transfers	16–36
Half SPORT 'A' Rx Buffer	16–37
Half SPORT 'B' Rx Buffer	16–38
Half SPORT A's Status	16–39
Half SPORT B's Status	16–41
Half SPORT 'A' CNV Width	16–43
Half SPORT 'B' CNV Width	16–44
Half SPORT 'A' Tx Buffer	16–45
Half SPORT 'B' Tx Buffer	16–46

Universal Asynchronous Receiver/Transmitter (UART)

UART Features	17–1
UART Functional Description	17–2
UART Block Diagram	17–2
UART Operations.....	17–2
Serial Communications	17–2
UART Operating Modes.....	17–4
IO Mode	17–4
DMA Mode.....	17–5
UART Interrupts	17–5
FIFO Mode (16550)	17–5
Auto Baud Rate Detection	17–6
RS485 Half Duplex Mode	17–7
Receive Line Inversion	17–7
Clock Gating	17–8
UART and Power-down Modes	17–8
ADuCM302x UART Register Descriptions	17–9

Auto Baud Control	17–10
Auto Baud Status (High)	17–12
Auto Baud Status (Low)	17–13
UART Control Register	17–14
Baud Rate Divider	17–15
Fractional Baud Rate	17–16
FIFO Control	17–17
Interrupt Enable	17–18
Interrupt ID	17–19
Line Control	17–20
Second Line Control	17–22
Line Status	17–23
Modem Control	17–25
Modem Status	17–26
RX FIFO Byte Count	17–28
RS485 Half-duplex Control	17–29
Receive Buffer Register	17–30
Scratch Buffer	17–31
TX FIFO Byte Count	17–32
Transmit Holding Register	17–33

Inter-Integrated Circuit (I2C) Interface

I2C Features	18–1
I2C Functional Description	18–1
I2C Operating Modes	18–2
Master Transfer Initiation	18–2
Slave Transfer Initiation	18–3
Rx/Tx Data FIFOs	18–3
No Acknowledge from Master	18–4
No Acknowledge from Slave	18–5

General Call	18–5
Generation of Repeated Starts by Master.....	18–5
DMA Requests	18–6
I2C Reset Mode	18–6
I2C Test Modes	18–6
I2C Low-Power Mode	18–6
I2C Bus Clear Operation.....	18–6
Power-down Considerations	18–7
I2C Data Transfer.....	18–7
I2C Interrupts and Exceptions.....	18–8
ADuCM302x I2C Register Descriptions	18–8
Master Address Byte 1	18–9
Master Address Byte 2	18–10
Hardware General Call ID	18–11
Automatic Stretch SCL	18–12
Start Byte	18–14
Serial Clock Period Divisor	18–15
First Slave Address Device ID	18–16
Second Slave Address Device ID	18–17
Third Slave Address Device ID	18–18
Fourth Slave Address Device ID	18–19
Master Control	18–20
Master Current Receive Data Count	18–22
Master Receive Data	18–23
Master Receive Data Count	18–24
Master Status	18–25
Master Transmit Data	18–28
Slave Control	18–29
Shared Control	18–31
Slave Receive	18–32

Slave I2C Status/Error/IRQ	18–33
Master and Slave FIFO Status	18–36
Slave Transmit	18–38
Timing Control Register	18–39
Beeper Driver (BEEP)	
Beeper Features.....	19–1
Beeper Functional Description.....	19–1
Beeper Block Diagram.....	19–1
Beeper Operating Modes	19–2
Pulse Mode.....	19–3
Sequence Mode.....	19–3
Tones.....	19–4
Clocking and Power.....	19–4
Power-down Considerations	19–5
Beeper Interrupts and Events	19–5
Beeper Programming Model	19–5
Timing Diagram.....	19–5
Programming Guidelines.....	19–6
ADuCM302x BEEP Register Descriptions	19–7
Beeper Configuration	19–8
Beeper Status	19–10
Tone A Data	19–12
Tone B Data	19–13
ADC Subsystem	
ADC Features	20–1
ADC Functional Description	20–1
ADC Subsystem Block Diagram.....	20–2
ADC Subsystem Components	20–2
ADC Voltage Reference Selection	20–2

Digital Offset Calibration.....	20–4
Powering the ADC	20–4
Hibernate	20–5
Sampling and Conversion Time	20–6
Operation	20–6
Programming Flow.....	20–8
Temperature Sensor	20–12
Battery Monitoring.....	20–13
Over Sampling.....	20–13
Averaging Function.....	20–14
ADC Digital Comparator.....	20–15
ADuCM302x ADC Register Descriptions	20–18
Alert Indication	20–20
Averaging Configuration	20–21
Battery Monitoring Result	20–22
Calibration Word	20–23
ADC Configuration	20–24
Reference Buffer Low Power Mode	20–26
Conversion Result Channel 0	20–27
Conversion Result Channel 1	20–28
Conversion Result Channel 2	20–29
Conversion Result Channel 3	20–30
Conversion Result Channel 4	20–31
Conversion Result Channel 5	20–32
Conversion Result Channel 6	20–33
Conversion Result Channel 7	20–34
ADC Conversion Configuration	20–35
ADC Conversion Time	20–36
DMA Output Register	20–37
Channel 0 Hysteresis	20–38

Channel 1 Hysteresis	20–39
Channel 2 Hysteresis	20–40
Channel 3 Hysteresis	20–41
Interrupt Enable	20–42
Channel 0 High Limit	20–43
Channel 0 Low Limit	20–44
Channel 1 High Limit	20–45
Channel 1 Low Limit	20–46
Channel 2 High Limit	20–47
Channel 2 Low Limit	20–48
Channel 3 High Limit	20–49
Channel 3 Low Limit	20–50
Overflow of Output Registers	20–51
ADC Power-up Time	20–53
ADC Status	20–54
Temperature Result 2	20–56
Temperature Result	20–57

Real-Time Clock (RTC)

RTC Features.....	21–1
RTC Functional Description.....	21–2
RTC Block Diagram.....	21–2
RTC Operating Modes	21–3
Initial RTC Power-Up	21–3
Persistent, Sticky RTC Wake-Up Events	21–3
RTC Capacity to Accommodate Posted Writes by CPU	21–4
Realignment of RTC Count to Packet Defined Time Reference	21–4
RTC Recommendations: Clocks and Power.....	21–4
RTC Interrupts and Exceptions	21–4
RTC Programming Model	21–5

Programming Guidelines.....	21–5
RTC SensorStrobe	21–5
RTC Input Capture	21–10
ADuCM302x RTC Register Descriptions	21–14
RTC Alarm 0	21–16
RTC Alarm 1	21–17
RTC Alarm 2	21–18
RTC Count 0	21–19
RTC Count 1	21–20
RTC Count 2	21–21
RTC Control 0	21–22
RTC Control 1	21–26
RTC Control 2 for Configuring Input Capture Channels	21–29
RTC Control 3 for Configuring SensorStrobe Channel	21–34
RTC Control 4 for Configuring SensorStrobe Channel	21–35
RTC Freeze Count	21–37
RTC Gateway	21–38
RTC Input Capture Channel 2	21–39
RTC Input Capture Channel 3	21–40
RTC Input Capture Channel 4	21–41
RTC Modulo	21–42
RTC SensorStrobe Channel 1	21–44
RTC Auto-Reload for SensorStrobe Channel 1	21–45
RTC SensorStrobe Channel 1 Target	21–46
RTC Mask for SensorStrobe Channel	21–47
RTC Snapshot 0	21–48
RTC Snapshot 1	21–49
RTC Snapshot 2	21–50
RTC Status 0	21–51
RTC Status 1	21–56

RTC Status 2	21–59
RTC Status 3	21–64
RTC Status 4	21–67
RTC Status 5	21–71
RTC Status 6	21–75
RTC Trim	21–78
 Timer (TMR)	
TMR Features.....	22–1
TMR Functional Description	22–2
TMR Block Diagram.....	22–2
TMR Operating Modes	22–3
Free Running Mode.....	22–3
Periodic Mode	22–3
Toggle Mode.....	22–4
Match Mode.....	22–4
PWM Modulation	22–6
PWM Demodulation.....	22–6
Clock Select	22–7
Capture Event Function.....	22–7
TMR Interrupts and Exceptions	22–8
ADuCM302x TMR Register Descriptions	22–8
16-bit Load Value, Asynchronous	22–9
16-bit Timer Value, Asynchronous	22–10
Capture	22–11
Clear Interrupt	22–12
Control	22–13
16-bit Load Value	22–16
PWM Control Register	22–17
PWM Match Value	22–18