

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# Micropower, 3-Axis, $\pm 2$ g/ $\pm 4$ g/ $\pm 8$ g Digital Output MEMS Accelerometer

Data Sheet ADXL362

#### **FEATURES**

#### **Ultralow** power

Power can be derived from coin cell battery

1.8 µA at 100 Hz ODR, 2.0 V supply

3.0 µA at 400 Hz ODR, 2.0 V supply

270 nA motion activated wake-up mode

10 nA standby current

High resolution: 1 mg/LSB

Built-in features for system-level power savings:

Adjustable threshold sleep/wake modes for motion activation

Autonomous interrupt processing, without need for microcontroller intervention, to allow the rest of the system to be turned off completely

Deep embedded FIFO minimizes host processor load Awake state output enables implementation of standalone, motion activated switch

Low noise down to 175 μg/√Hz

Wide supply and I/O voltage ranges: 1.6 V to 3.5 V

Operates off 1.8 V to 3.3 V rails

Acceleration sample synchronization via external trigger

On-chip temperature sensor

SPI digital interface

Measurement ranges selectable via SPI command Small and thin 3 mm  $\times$  3.25 mm  $\times$  1.06 mm package

#### **APPLICATIONS**

Hearing aids
Home healthcare devices
Motion enabled power save switches
Wireless sensors
Motion enabled metering devices

#### GENERAL DESCRIPTION

The ADXL362 is an ultralow power, 3-axis MEMS accelerometer that consumes less than 2  $\mu A$  at a 100 Hz output data rate and 270 nA when in motion triggered wake-up mode. Unlike accelerometers that use power duty cycling to achieve low power consumption, the ADXL362 does not alias input signals by undersampling; it samples the full bandwidth of the sensor at all data rates.

The ADXL362 always provides 12-bit output resolution; 8-bit formatted data is also provided for more efficient single-byte transfers when a lower resolution is sufficient. Measurement ranges of  $\pm 2$  g,  $\pm 4$  g, and  $\pm 8$  g are available, with a resolution of 1 mg/LSB on the  $\pm 2$  g range. For applications where a noise level lower than the normal 550  $\mu$ g/ $\nu$ Hz of the ADXL362 is desired, either of two lower noise modes (down to 175  $\mu$ g/ $\nu$ Hz typical) can be selected at minimal increase in supply current.

In addition to its ultralow power consumption, the ADXL362 has many features to enable true system level power reduction. It includes a deep multimode output FIFO, a built-in micropower temperature sensor, and several activity detection modes including adjustable threshold sleep and wake-up operation that can run as low as 270 nA at a 6 Hz (approximate) measurement rate. A pin output is provided to directly control an external switch when activity is detected, if desired. In addition, the ADXL362 has provisions for external control of sampling time and/or an external clock.

The ADXL362 operates on a wide 1.6 V to 3.5 V supply range, and can interface, if necessary, to a host operating on a separate, lower supply voltage. The ADXL362 is available in a 3 mm  $\times$  3.25 mm  $\times$  1.06 mm package.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

Rev. E

Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

# **ADXL362\* PRODUCT PAGE QUICK LINKS**

Last Content Update: 02/23/2017

# COMPARABLE PARTS 🖳

View a parametric search of comparable parts.

# **EVALUATION KITS**

- · ADXL362 Breakout Board
- ADXL362 Datalogger / Development Board
- · Real Time Eval System for Digital Output Sensor
- Ultra-Low Power Accelerometer with Display Arduino
- Wireless Sensor Network (WSN) Development Kits for Your IoT Solutions

# **DOCUMENTATION**



#### **Data Sheet**

 ADXL362: Micropower Three-Axis, ±2g/±4g/±8g Digital-Output MEMS Accelerometer Data Sheet

#### **User Guides**

• UG-351: Ultralow Power,  $\pm 2 g/\pm 4 g/\pm 8 g$  Digital Accelerometer Breakout Board

# SOFTWARE AND SYSTEMS REQUIREMENTS 🖳

- ADXL362 No-OS Driver for Microchip Microcontroller **Platforms**
- ADXL362 No-OS Driver for Renesas Microcontroller **Platforms**
- ADXL362 Input 3-Axis Digital Accelerometer Linux Driver
- ADXL362 Sample C code and Header Files
- ADXL362 Pmod Xilinx FPGA Reference Design

# REFERENCE DESIGNS $\Box$

CN0274

# REFERENCE MATERIALS 🖳

- Analog Devices Introduces Industry's Lowest Power MEMS Accelerometer
- Analog Devices MEMS Technology Enables Withings Pulse **Activity Tracker**

#### Solutions Bulletins & Brochures

• Technologies and Applications for the Internet of Things

#### **Technical Articles**

- Blackbox Biometrics testing ADI MEMS for Blast Gauge Monitor
- Home is Where the Heart Is
- Industrial IoT Sensing and Measurement: the Edge Node
- · Precision Counts in IoT
- Reduced Time to Insight: Industrial IoT Edge Node **Processing**
- Soldier-worn sensor that measures the destructive power of explosives uses MEMS accelerometer from Analog

# DESIGN RESOURCES $\Box$

- ADXL362 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

# DISCUSSIONS 🖳

View all ADXL362 EngineerZone Discussions.

# SAMPLE AND BUY 🖳

Visit the product page to see pricing options.

# TECHNICAL SUPPORT 🖳

Submit a technical question or find your regional support number.

# DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

# ADXL362

# **TABLE OF CONTENTS**

Features1	Device ID Register	24
Applications1	Device ID: 0x1D Register	24
General Description1	Part ID: 0xF2 Register	24
Functional Block Diagram1	Silicon Revision ID Register	24
Revision History	X-Axis Data (8 MSB) Register	24
Specifications4	Y-Axis Data (8 MSB) Register	24
Absolute Maximum Ratings6	Z-Axis Data (8 MSB) Register	24
Thermal Resistance6	Status Register	25
Package Information6	FIFO Entries Registers	26
Recommended Soldering Profile6	X-Axis Data Registers	26
ESD Caution6	Y-Axis Data Registers	26
Pin Configuration and Function Descriptions7	Z-Axis Data Registers	26
Typical Performance Characteristics	Temperature Data Registers	26
Theory of Operation13	Soft Reset Register	26
Mechanical Device Operation13	Activity Threshold Registers	27
Operating Modes	Activity Time Register	27
Selectable Measurement Ranges	Inactivity Threshold Registers	27
Selectable Output Data Rates	Inactivity Time Registers	27
Power/Noise Tradeoff14	Activity/Inactivity Control Register	29
Power Savings Features15	FIFO Control Register	30
Ultralow Power Consumption in All Modes 15	FIFO Samples Register	31
Motion Detection	INT1/INT2 Function Map Registers	31
FIFO17	Filter Control Register	33
Communications	Power Control Register	34
Additional Features18	Self Test Register	35
Free Fall Detection	Applications Information	36
External Clock	Application Examples	36
Synchronized Data Sampling18	Power	37
Self Test	FIFO Modes	38
User Register Protection18	Interrupts	39
Temperature Sensor	Using Synchronized Data Sampling	40
Serial Communications	Using an External Clock	
SPI Commands	Using Self Test	
Multibyte Transfers19	Operation at Voltages Other Than 2.0 V	
Invalid Addresses and Address Folding	Mechanical Considerations for Mounting	
Latency Restrictions	Axes of Acceleration Sensitivity	
Invalid Commands19	Layout and Design Recommendations	
Register Map23	Outline Dimensions	
Register Details24	Ordering Guide	
	-	

# **REVISION HISTORY**

11/2016—Rev. D to Rev. E	
Changes to Endnote 3, Table 1	5
Changes to Using Self Test Section and Table 22 Title	41
11/2015—Rev. C to Rev. D	
Change to Sensor Resonant Frequency Parameter, Table 1	4
Added Endnote 4, Table 1	4
Changes to Figure 10	8
Changes to Selectable Measurement Ranges Section	13
Changes to Bus Keepers Section	17
Changes to Figure 36 to Figure 40	20
Changes to Figure 41 and Figure 42	21
Changes to Table 10	22
Change to Start-Up Routine Section	37
Change to Table 22	41
Updated Outline Dimensions	43
12/2014—Rev. B to Rev. C	
Changes to Table 1	
Changes to Figure 14 and Figure 15	
Change to Serial Communications Section	
Change to Table 10	22
Changes to Soft Reset Register Section	26
Changes to Example: Implementing Free Fall Detection	
Section	37
Changes to Using Self Test Section and Table 22	41
Changes to Figure 51	42
Undated Outline Dimensions	43

#### 2/2013—Rev. A to Rev. B

Change to Figure /	٠٥
Changes to Figure 11, Figure 12, and Figure 13	9
Changes to Table 7 and Table 8	
Changes to Figure 31	16
Change to Table 10	22
Change to Bit 6, Table 12	25
Changes to Inactivity Time Registers Section	28
Change to LINK/LOOP Bit, Table 13	29
Change to ODR Bit, Table 17	33
Changes to Figure 43, Figure 44, and Figure 45	36
Changes to Start-up Routine Section, Figure 46, and	
Figure 47	37
Change to Figure 52	42
9/2012—Rev. 0 to Rev. A	
Moved Revision History Section	3
Changes to Linking Activity and Inactivity Detection Section;	,
Added Figure 31, Figure 32, and Figure 33, Renumbered	
Sequentially	
Change to Table 13	
Changes to Figure 44	
Moved Power Supply Decoupling Section	
Added Power Section, Power Supply Requirements Section, and	
Figure 47	
Updated Outline Dimensions	43
Changes to Ordering Guide	43

#### 8/2012—Revision 0: Initial Version

# **SPECIFICATIONS**

 $T_A = 25$ °C,  $V_S = 2.0$  V,  $V_{DD\,I/O} = 2.0$  V, 100 Hz ODR, HALF\_BW = 0,  $\pm 2$  g range, acceleration = 0 g, default settings for other registers, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
SENSOR INPUT	Each axis				
Measurement Range	User selectable		±2, ±4, ±8		g
Nonlinearity	Percentage of full scale		±0.5		%
Sensor Resonant Frequency			3000		Hz
Cross Axis Sensitivity <sup>2</sup>			±1.5		%
OUTPUT RESOLUTION	Each axis				
All g Ranges			12		Bits
SENSITIVITY	Each axis				
Sensitivity Calibration Error				±10	%
Sensitivity at Xout, Yout, Zout	2 g range		1		mg/LSB
	4 g range		2		mg/LSB
	8 <i>g</i> range		4		mg/LSB
Scale Factor at Xout, Yout, Zout	2 g range		1000		LSB/g
	4 g range		500		LSB/g
	8 <i>g</i> range		250		LSB/g
Sensitivity Change Due to Temperature <sup>3</sup>	−40°C to +85°C		0.05		%/°C
0 q OFFSET	Each axis				
0 g Output <sup>4</sup>	Хоит, Уоит	-150	±35	+150	m <i>q</i>
og output	Zout	-250	±50	+250	m <i>q</i>
0 g Offset vs. Temperature <sup>3</sup>	2001	250	±30	1230	Illy
Normal Operation	Хоит, Уоит		±0.5		m <i>q/</i> °C
Normal Operation	Zout		±0.6		mg/°C
Low Noise Mode and Ultralow Noise	Хоит, Уоит, Zоит		±0.35		mg/°C
Mode	X001, 1001, 2001		10.33		ilig/ C
NOISE PERFORMANCE					
Noise Density					
Normal Operation	Хоит, Үоит		550		μ <i>g</i> /√Hz
·	Zout		920		μ <i>g</i> /√Hz
Low Noise Mode	Хоит, Уоит		400		μ <i>g</i> /√Hz
	Zоит		550		μ <i>g</i> /√Hz
Ultralow Noise Mode	Хоит, Уоит		250		μ <i>g</i> /√Hz
	Z <sub>OUT</sub>		350		μg/√Hz
	V <sub>S</sub> = 3.5 V; X <sub>OUT</sub> , Y <sub>OUT</sub>		175		μg/√Hz
	$V_S = 3.5 \text{ V}$ , $X_{OUT}$		250		μg/√Hz
BANDWIDTH	3 5.5 1, 2001				mg/ v
Low Pass (Antialiasing) Filter, –3 dB	HALF_BW = 0		ODR/2		Hz
Corner	HALF_BW = 1		ODR/4		Hz
Output Data Rate (ODR)	User selectable in 8 steps	12.5	<i>33</i> 1,71	400	Hz
SELF TEST	oser serectable in osteps	12.3		400	112
Output Change <sup>5</sup>	Хоит	230	550	870	ma
Output Change	Yout	-870	–550		mg ma
	Yout Zout	270	-550 535	-230 800	m <i>g</i>
POWER SUPPLY	2001	2/0	J3J	000	m <i>g</i>
Operating Voltage Range (V <sub>s</sub> )		16	2.0	2 5	V
		1.6	2.0	3.5	
I/O Voltage Range (V <sub>DD I/O</sub> )		1.6	2.0	Vs	V

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
Supply Current					
Measurement Mode	100 Hz ODR (50 Hz bandwidth) <sup>6</sup>				
Normal Operation			1.8		μΑ
Low Noise Mode			3.3		μΑ
Ultralow Noise Mode			13		μΑ
Wake-Up Mode			0.27		μΑ
Standby			0.01		μΑ
Power Supply Rejection Ratio (PSRR)	$C_S = 1.0 \ \mu F, \ R_S = 100 \ \Omega, \ C_{IO} = 1.1 \ \mu F, \ input$ is 100 mV sine wave on $V_S$				
Input Frequency 100 Hz to 1 kHz			-13		dB
Input Frequency 1 kHz to 250 kHz			-20		dB
Turn-On Time	100 Hz ODR (50 Hz bandwidth)				
Power-Up to Standby			5		ms
Measurement Mode Instruction to Valid Data			4/ODR		
TEMPERATURE SENSOR					
Bias Average	@ 25°C		350		LSB
Standard Deviation			290		LSB
Sensitivity Average			0.065		°C/LSB
Standard Deviation			0.0025		°C/LSB
Sensitivity Repeatability			±0.5		°C
Resolution			12		Bits
ENVIRONMENTAL					
Operating Temperature Range		-40		+85	°C

 $<sup>^1\,\</sup>text{All minimum and maximum specifications are guaranteed.}\,\text{Typical specifications may not be guaranteed.}\,\\^2\,\text{Cross axis sensitivity is defined as coupling between any two axes.}$ 

 $<sup>^{3}</sup>$  -40°C to +25°C or +25°C to +85°C.

<sup>&</sup>lt;sup>4</sup> Different supplies and measurement range cause different offset.

<sup>&</sup>lt;sup>5</sup> Self test change is defined as the output change in g when self test is asserted. Different supplies cause different self test changes. These limits apply to the specific test conditions stated in Table 1. For variations over the full V<sub>s</sub> supply range, see Table 22.

<sup>6</sup> Refer to Figure 30 for current consumption at other bandwidth settings.

# **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

1 autc 2.	
Parameter	Rating
Acceleration (Any Axis, Unpowered)	5000 g
Acceleration (Any Axis, Powered)	5000 <i>g</i>
Vs	-0.3 V to +3.6 V
V <sub>DD I/O</sub>	-0.3 V to +3.6 V
All Other Pins	-0.3 V to V <sub>S</sub>
Output Short-Circuit Duration (Any Pin to Ground)	Indefinite
ESD	2000 V (HBM)
Short Term Maximum Temperature	
Four Hours	150°C
One Minute	260°C
Temperature Range (Powered)	−50°C to +150°C
Temperature Range (Storage)	-50°C to +150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

**Table 3. Package Characteristics** 

Package Type	θ <sub>JA</sub>	θις	<b>Device Weight</b>
16-Terminal LGA	150°C/W	85°C/W	18 mg

#### **PACKAGE INFORMATION**

Figure 2 and Table 4 provide details about the package branding for the ADXL362. For a complete listing of product availability, see the Ordering Guide section.



Figure 2. Product Information on Package (Top View)

**Table 4. Package Branding Information** 

Branding Key	Field Description	
●362B	Pin 1 indicator and device identifier	
#yww	Pb-free designator (#) and date code	
VVVV	Factory lot code	

#### RECOMMENDED SOLDERING PROFILE

Figure 3 and Table 5 provide details about the recommended soldering profile.




Figure 3. Recommended Soldering Profile

**Table 5. Recommended Soldering Profile** 

	Condition		
Profile Feature	Sn63/Pb37	Pb-Free	
Average Ramp Rate (T <sub>L</sub> to T <sub>P</sub> )	3°C/sec max	3°C/sec max	
Preheat			
Minimum Temperature (T <sub>SMIN</sub> )	100°C	150°C	
Maximum Temperature ( $T_{SMAX}$ )	150°C	200°C	
Time $(T_{SMIN}$ to $T_{SMAX})(t_S)$	60 sec to 120 sec	60 sec to 180 sec	
$T_{SMAX}$ to $T_L$ Ramp-Up Rate	3°C/sec max	3°C/sec max	
Time Maintained Above Liquidous (T <sub>L</sub> )			
Liquidous Temperature (T <sub>L</sub> )	183°C	217°C	
Time (t <sub>L</sub> )	60 sec to 150 sec	60 sec to 150 sec	
Peak Temperature (T <sub>P</sub> )	240 + 0/-5°C	260 + 0/-5°C	
Time Within 5°C of Actual Peak Temperature (t₁)	10 sec to 30 sec	20 sec to 40 sec	
Ramp-Down Rate	6°C/sec max	6°C/sec max	
Time 25°C to Peak Temperature	6 minutes max	8 minutes max	

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration (Top View)

**Table 6. Pin Function Descriptions** 

Pin No.	Mnemonic	Description	
1	V <sub>DD I/O</sub>	Supply Voltage for Digital I/O.	
2	NC	No Connect. Not internally connected.	
3	Reserved	Reserved. Can be left unconnected or connected to GND.	
4	SCLK	SPI Communications Clock.	
5	Reserved	Reserved. Can be left unconnected or connected to GND.	
6	MOSI	Master Output, Slave Input. SPI serial data input.	
7	MISO	Master Input, Slave Output. SPI serial data output.	
8	CS	SPI Chip Select, Active Low. Must be low during SPI communications.	
9	INT2	Interrupt 2 Output. INT2 also serves as an input for synchronized sampling.	
10	Reserved	Reserved. Can be left unconnected, or connected to GND.	
11	INT1	Interrupt 1 Output. INT1 also serves as an input for external clocking.	
12	GND	Ground. This pin must be grounded.	
13	GND	Ground. This pin must be grounded.	
14	Vs	Supply Voltage.	
15	NC	No Connect. Not internally connected.	
16	GND	Ground. This pin must be grounded.	

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. X-Axis Zero g Offset at  $25^{\circ}$ C,  $V_5 = 2 V$ 




Figure 6. Y-Axis Zero g Offset at  $25^{\circ}$ C,  $V_S = 2 V$ 




Figure 7. Z-Axis Zero g Offset at 25°C,  $V_S = 2 V$ 




Figure 8. X-Axis Sensitivity at 25°C,  $V_S = 2 V$ ,  $\pm 2 g$  Range




Figure 9. Y-Axis Sensitivity at 25°C,  $V_S = 2 V$ ,  $\pm 2 q$  Range




Figure 10. Z-Axis Sensitivity at 25°C,  $V_S = 2 V$ ,  $\pm 2 g$  Range




Figure 11. X-Axis Zero g Offset Temperature Coefficient,  $V_S = 2 V$ 




Figure 12. Y-Axis Zero g Offset Temperature Coefficient,  $V_S = 2V$ 




Figure 13. Z-Axis Zero g Offset Temperature Coefficient,  $V_S = 2 V$ 




Figure 14. X-Axis Zero g Offset vs. Temperature— 16 Parts Soldered to PCB, ODR = 100 Hz,  $V_S = 2 V$ 




Figure 15. Y-Axis Zero g Offset vs. Temperature— 16 Parts Soldered to PCB, ODR = 100 Hz,  $V_S = 2 \text{ V}$ 




Figure 16. Z-Axis Zero g Offset vs. Temperature— 16 Parts Soldered to PCB, ODR = 100 Hz,  $V_S = 2 \text{ V}$ 




Figure 17. X-Axis Sensitivity Deviation from 25°C vs. Temperature— 16 Parts Soldered to PCB, ODR = 100 Hz,  $V_S$  = 2 V




Figure 18. Y-Axis Sensitivity Deviation from  $25^{\circ}$ C vs. Temperature—16 Parts Soldered to PCB, ODR = 100 Hz,  $V_S$  = 2 V




Figure 19. Z-Axis Sensitivity Deviation from  $25^{\circ}$ C vs. Temperature— 16 Parts Soldered to PCB, ODR = 100 Hz,  $V_S$  = 2 V




Figure 20. X-Axis Self Test Response at 25°C,  $V_S = 2 V$ 




Figure 21. Y-Axis Self Test Response at 25°C,  $V_S = 2 V$ 




Figure 22. Z-Axis Self Test Response at  $25^{\circ}$ C,  $V_S = 2V$ 




Figure 23. Current Consumption at 25°C, Normal Mode, ODR = 100 Hz,  $V_S$  = 2 V




Figure 24. Current Consumption at 25°C, Low Noise Mode, ODR = 100 Hz,  $V_S = 2 V$ 




Figure 25. Current Consumption at 25°C, Ultralow Noise Mode,  $ODR = 100 \text{ Hz}, V_S = 2 \text{ V}$ 




Figure 26. Current Consumption at 25°C, Wake-Up Mode,  $V_S = 2 V$ 




Figure 27. Temperature Sensor Response at 25°C,  $V_S = 2 V$ 




Figure 28. Temperature Sensor Scale Factor,  $V_S = 2 V$ 




Figure 29. Clock Frequency Deviation from Ideal at 25°C,  $V_S = 2 V$ 

### THEORY OF OPERATION

The ADXL362 is a complete 3-axis acceleration measurement system that operates at extremely low power consumption levels. It measures both dynamic acceleration, resulting from motion or shock, and static acceleration, such as tilt. Acceleration is reported digitally and the device communicates via the SPI protocol. Built-in digital logic enables autonomous operation and implements functionality that enhances system level power savings.

#### **MECHANICAL DEVICE OPERATION**

The moving component of the sensor is a polysilicon surface-micromachined structure that is built on top of a silicon wafer. Polysilicon springs suspend the structure over the surface of the wafer and provide a resistance against acceleration forces.

Deflection of the structure is measured using differential capacitors that consist of independent fixed plates and plates attached to the moving mass. Acceleration deflects the structure and unbalances the differential capacitor, resulting in a sensor output whose amplitude is proportional to acceleration. Phase sensitive demodulation determines the magnitude and polarity of the acceleration.

#### **OPERATING MODES**

The ADXL362 has two operating modes: measurement mode for continuous, wide bandwidth sensing; and wake-up mode for limited bandwidth activity detection. In addition, measurement can be suspended altogether by placing the device in standby.

#### **Measurement Mode**

Measurement mode is the normal operating mode of the ADXL362. In this mode, acceleration data is read continuously and the accelerometer consumes less than 3  $\mu A$  (typical) across its entire range of output data rates of up to 400 Hz using a 2.0 V supply. All features described in this datasheet are available when operating the ADXL362 in this mode.

The ability to continuously output data from the minimum 12.5 Hz to the maximum 400 Hz data rate while still delivering less than 3  $\mu A$  (typical) of current consumption is what defines the ADXL362 as an ultralow power accelerometer. Other accelerometers derive low current by using a specific low power mode that power cycles acceleration sensing. The result is a small effective bandwidth in the low power modes and undersampling of input data; therefore, unwanted aliasing can occur. Undersampling and aliasing do not occur with the ADXL362 because it continuously samples the full bandwidth of its sensor at all data rates.

#### Wake-Up Mode

Wake-up mode is ideal for simple detection of the presence or absence of motion at extremely low power consumption (270 nA at a 2.0 V supply voltage). Wake-up mode is useful particularly for implementation of a motion activated on/off switch, allowing the rest of the system to be powered down until activity is detected.

Wake-up mode reduces current consumption to a very low level by measuring acceleration only about six times per second to determine whether motion is present. If motion is detected, the accelerometer can respond autonomously in the following ways:

- Switch into full bandwidth measurement mode
- Signal an interrupt to a microcontroller
- Wake up downstream circuitry, depending on the configuration
- In wake-up mode, all accelerometer features are available with the exception of the activity timer. All registers can be accessed, and real-time data can be read and/or stored in the FIFO.

#### Standby

Placing the ADXL362 in standby suspends measurement and reduces current consumption to 10 nA (typical). Pending interrupts and data are preserved and no new interrupts are generated.

The ADXL362 powers up in standby with all sensor functions turned off.

#### **SELECTABLE MEASUREMENT RANGES**

The ADXL362 has selectable measurement ranges of  $\pm 2$  g,  $\pm 4$  g, and  $\pm 8$  g. Acceleration samples are always converted by a 12-bit ADC; therefore, sensitivity scales with g range. Ranges and corresponding sensitivity values are listed in Table 1. Data can temporarily not represent maximum gees while overranging but no damage is caused to the accelerometer when acceleration exceeds the corresponding range maximum. Table 2 lists the absolute maximum ratings for acceleration, indicating the acceleration level that can cause permanent damage to the device.

#### **SELECTABLE OUTPUT DATA RATES**

The ADXL362 can report acceleration data at various data rates ranging from 12.5 Hz to 400 Hz. The internal low-pass filter pole is automatically set to  $\frac{1}{4}$  or  $\frac{1}{2}$  the selected ODR (based on the HALF\_BW setting) to ensure the Nyquist sampling criterion is met and no aliasing occurs.

Current consumption varies somewhat with output data rate as shown in Figure 30, remaining below 5.0  $\mu$ A over the entire range of data rates and operating voltages.




Figure 30. Current Consumption vs. Output Data Rate at Several Supply Voltages

#### **Antialiasing**

The analog-to-digital converter (ADC) of the ADXL362 samples at the (user selected) output data rate. In the absence of antialiasing filtering, it aliases any input signals whose frequency is more than half the data rate. To mitigate this, a two-pole low-pass filter is provided at the input of the ADC.

The user can set this antialiasing filter to a bandwidth that is at ½ the data rate or ¼ the data rate. Setting the antialiasing filter pole to ½ of the output data rate provides less aggressive antialiasing filtering, but maximizes bandwidth and is adequate for most applications. Setting the pole to ¼ of the data rate reduces bandwidth for a given data rate, but provides more aggressive antialiasing.

The antialiasing filter of the ADXL362 defaults to the more conservative setting, where bandwidth is set to one-fourth the output data rate.

#### **POWER/NOISE TRADEOFF**

The ADXL362 offers a few options for decreasing noise at the expense of only a small increase in current consumption.

The noise performance of the ADXL362 in normal operation, typically 7 LSB rms at 100 Hz bandwidth, is adequate for most applications, depending upon bandwidth and the desired resolution. For cases where lower noise is needed, the ADXL362 provides two lower noise operating modes that trade reduced noise for a somewhat higher current consumption.

Table 7 lists the current consumption and noise densities obtained for normal operation and the two lower noise modes at a typical 2.0 V supply.

Table 7. Noise and Current Consumption: Normal Operation, Low Noise Mode, and Ultralow Noise Mode at  $V_S = 2.0 \text{ V}$ , ODR = 100 Hz

Mode	Noise (μ <i>g</i> /√Hz) Typical	Current Consumption (µA) Typical
Normal Operation	550	1.8
Low Noise	400	3.3
Ultralow Noise	250	13

Operating the ADXL362 at a higher supply voltage also decreases noise. Table 8 lists the current consumption and noise densities obtained for normal operation and the two lower noise modes at the highest recommended supply, 3.3 V.

Table 8. Noise and Current Consumption: Normal Operation, Low Noise Mode, and Ultralow Noise Mode at  $V_{\text{S}}$  = 3.3 V, ODR = 100 Hz

Mode	Noise (μ <i>g</i> /√Hz) Typical	Current Consumption (μΑ) Typical
Normal Operation	380	2.7
Low Noise	280	4.5
Ultralow Noise	175	15

### **POWER SAVINGS FEATURES**

Designed for the most power conscious applications, the ADXL362 includes several features (as described in this section) for enabling power savings at the system level, as well as at the device level.

# ULTRALOW POWER CONSUMPTION IN ALL MODES

At the device level, the most obvious power saving feature of the ADXL362 is its ultralow current consumption in all configurations. The ADXL362 consumes between 1.1  $\mu A$  (typical) and 5  $\mu A$  (typical) across all data rates up to 400 Hz and all supply voltages up to 3.5 V (see Figure 30). An even lower power, 270 nA (typical) motion triggered wake-up mode is provided for simple motion detection applications that require a power consumption lower than 1  $\mu A$ .

At these current levels, the accelerometer consumes less power in full operation than the standby currents of many other system components, and is, therefore, optimal for applications that require continuous acceleration monitoring and very long battery life. Because the accelerometer is always on, it can act as a motion activation switch. The accelerometer signals to the rest of the system when to turn on, thereby managing power at the system level.

As important as its low operating current, the 10 nA (typical) standby current of the ADXL362 contributes to a much longer battery life in applications that spend most of their time in a sleep state and wake up via an external trigger.

#### **MOTION DETECTION**

The ADXL362 features built-in logic that detects activity (presence of acceleration above a threshold) and inactivity (lack of acceleration above a threshold). Activity and inactivity events can be used as triggers to manage the accelerometer mode of operation, trigger an interrupt to a host processor, and/or autonomously drive a motion switch.

Detection of an activity or inactivity event is indicated in the status register and can be configured to generate an interrupt. In addition, the activity status of the device, that is, whether it is moving or stationary, is indicated by the AWAKE bit, described in the Using the AWAKE Bit section.

Activity and inactivity detection can be used when the accelerometer is in either measurement mode or wake-up mode.

#### **Activity Detection**

An activity event is detected when acceleration remains above a specified threshold for a specified time period.

#### Referenced and Absolute Configurations

Activity detection can be configured as referenced or absolute.

When using absolute activity detection, acceleration samples are compared to a user set threshold to determine whether motion is present. For example, if a threshold of  $0.5\,g$  is set and the acceleration on the z-axis is  $1\,g$  for longer than the user defined activity time, the activity status asserts.

In many applications, it is advantageous for activity detection to be based not on an absolute threshold, but on a deviation from a reference point or orientation. This is particularly useful because it removes the effect on activity detection of the static 1 g imposed by gravity. When an accelerometer is stationary, its output can reach 1 g, even when it is not moving. In absolute activity, when the threshold is set to less than 1 g, activity is immediately detected in this case.

In the referenced configuration, activity is detected when acceleration samples are at least a user set amount above an internally defined reference for the user defined amount of time, as described in Equation 1.

$$ABS(Acceleration - Reference) > Threshold$$
 (1)

Consequently, activity is detected only when the acceleration has deviated sufficiently from the initial orientation. The reference for activity detection is calculated when activity detection is engaged in the following scenarios:

- When the activity function is turned on and measurement mode is engaged;
- If link mode is enabled: when inactivity is detected and activity detection begins; or
- If link mode is not enabled: when activity is detected and activity detection repeats.

The referenced configuration results in a very sensitive activity detection that detects even the most subtle motion events.

#### **Fewer False Positives**

Ideally, the intent of activity detection is to wake up a system only when motion is intentional, ignoring noise or small, unintentional movements. In addition to being sensitive to subtle motion events, the ADXL362 activity detection algorithm is designed to be robust in filtering out undesired triggers.

The ADXL362 activity detection functionality includes a timer to filter out unwanted motion and ensure that only sustained motion is recognized as activity. The duration of this timer, as well as the acceleration threshold, are user adjustable from one sample (that is, no timer) to up to 20 seconds of motion.

Note that the activity timer is operational in measurement mode only. In wake-up mode, one-sample activity detection is used.

#### **Inactivity Detection**

An inactivity event is detected when acceleration remains below a specified threshold for a specified time. Inactivity detection is also configurable as referenced or absolute.

When using absolute inactivity detection, acceleration samples are compared to a user set threshold for the user set time to determine the absence of motion. Inactivity is detected when enough consecutive samples are all below the threshold. The absolute configuration of inactivity must be used for implementing free fall detection.

When using referenced inactivity detection, inactivity is detected when acceleration samples are within a user specified amount of an internally defined reference (as described by Equation 2) for a user defined amount of time.

$$ABS(Acceleration - Reference) < Threshold$$
 (2)

Referenced inactivity, like referenced activity, is particularly useful for eliminating the effects of the static acceleration due to gravity. With absolute inactivity, if the inactivity threshold is set lower than 1 *g*, a device resting motionless may never detect inactivity. With referenced inactivity, the same device under the same configuration detects inactivity.

The inactivity timer can be set to anywhere from 2.5 ms (a single sample at 400 Hz ODR) to almost 90 minutes (65,535 samples at 12.5 Hz ODR) of inactivity. A requirement for inactivity detection is that for whatever period of time the inactivity timer has been configured, the accelerometer detects inactivity only when it has been stationary for that amount of time.

For example, if the accelerometer has been configured for 90 minutes, the accelerometer detects inactivity when it has been stationary for 90 minutes. The wide range of timer settings means that in applications where power conservation is critical, the system can be put to sleep after very short periods of inactivity. In applications where continuous operation is critical, the system stays on for as long as any motion is present.

#### **Linking Activity and Inactivity Detection**

The activity and inactivity detection functions can be used concurrently and processed manually by a host processor, or they can be configured to interact in several other ways, as follows.

#### **Default Mode**


The user must enable the activity and inactivity functions because these functions are not automatically enabled by default. After the user enables the activity and inactivity functions, the ADXL362 exhibits the following behavior when it enters default mode: Both activity and inactivity detection remain enabled and all interrupts must be serviced by a host processor; that is, a processor must read each interrupt before it is cleared and can be used again.

Loop mode operation is illustrated in the flowchart in Figure 32.

#### Linked Mode

In linked mode, activity and inactivity detection are linked to each other such that only one of the functions is enabled at any given time. As soon as activity is detected, the device is assumed to be moving (or awake) and stops looking for activity; rather, inactivity is expected as the next event. Therefore, only inactivity detection operates.

Similarly, when inactivity is detected, the device is assumed to be stationary (or asleep). Thus, activity is expected as the next event; therefore, only activity detection operates.



1. THE AWAKE BIT DEFAULTS TO 1 WHEN ACTIVITY AND INACTIVITY ARE NOT LINKED.

Figure 31. Flowchart Illustrating Activity and Inactivity Operation in Default Mode

In linked mode, each interrupt must be serviced by a host processor before the next interrupt is enabled.

Linked mode operation is illustrated in the flowchart in Figure 32.




Figure 32. Flowchart Illustrating Activity and Inactivity Operation in Linked Mode

#### **Loop Mode**

In loop mode, motion detection operates as described in the Linked Mode section, but interrupts do not need to be serviced by a host processor. This configuration simplifies the implementation of commonly used motion detection and enhances power savings by reducing the amount of power used in bus communication

Loop mode operation is illustrated in the flowchart in Figure 33.




Figure 33. Flowchart Illustrating Activity and Inactivity Operation in Loop Mode

#### Autosleep

When in linked or loop mode, enabling autosleep causes the device to enter wake-up mode autonomously (see the Wake-Up Mode section) when inactivity is detected, and to reenter measurement mode when activity is detected.

The autosleep configuration is active only if linked or loop modes are enabled. In the default mode, the autosleep setting is ignored.

#### Using the AWAKE Bit

The AWAKE bit is a status bit that indicates whether the ADXL362 is awake or asleep. The device is awake when it has experienced an activity condition, and it is asleep when it has experienced an inactivity condition.

The awake signal can be mapped to the INT1 or INT2 pin, allowing the pin to serve as a status output to connect or disconnect power to downstream circuitry based on the awake status of the accelerometer. Used in conjunction with loop mode, this configuration implements a trivial, autonomous motion activated switch, as shown in Figure 43.

If the turn-on time of downstream circuitry can be tolerated, this motion switch configuration can save significant system level power by eliminating the standby current consumption of the remainder of the application. This standby current can often exceed the full operating current of the ADXL362.

#### **FIFO**

The ADXL362 includes a deep 512-sample first in, first out (FIFO) buffer. The FIFO provides benefits primarily in two ways, as follows.

#### System Level Power Savings

Appropriate use of the FIFO enables system level power savings by enabling the host processor to sleep for extended periods of time while the accelerometer autonomously collects data. Alternatively, using the FIFO to collect data can unburden the host while it tends to other tasks.

#### **Data Recording/Event Context**

The FIFO can be used in a triggered mode to record all data leading up to an activity detection event, thereby providing context for the event. In the case of a system that identifies impact events, for example, the accelerometer can keep the entire system off while it stores acceleration data in its FIFO and looks for an activity event. When the impact event occurs, data that was collected prior to the event is frozen in the FIFO. The accelerometer can then wake the rest of the system and transfer this data to the host processor, thereby providing context for the impact event.

Generally, the more context available, the more intelligent decisions a system can achieve, making a deep FIFO especially useful. The ADXL362 FIFO can store up to more than 13 seconds of data, providing a clear picture of events prior to an activity trigger.

All FIFO modes of operation, as well as the structure of the FIFO and instructions for retrieving data from it, are described in further detail in the FIFO Modes section of this data sheet.

#### **COMMUNICATIONS**

#### **SPI Instructions**

The digital interface of the ADXL362 is implemented with system level power savings in mind. The following features enhance power savings:

- Burst reads and writes reduce the number of SPI communication cycles required to configure the device and retrieve data.
- Concurrent operation of activity and inactivity detection enables "set it and forget it" operation. Loop mode further reduces communications power by enabling the clearing of interrupts without processor intervention.
- The FIFO is implemented such that consecutive samples
  can be read continuously via a multibyte read of unlimited
  length; thus, one read FIFO instruction can clear the entire
  contents of the FIFO. In many other accelerometers, each
  read instruction retrieves a single sample only. In addition, the
  ADXL362 FIFO construction allows the use of direct memory
  access (DMA) to read the FIFO contents.

#### **Bus Keepers**

The ADXL362 includes bus keepers on all pins that can be configured as digital inputs: MOSI, SCLK, CS, INT1, and INT2. Bus keepers prevent tristate bus lines from floating when nothing is driving them, thus preventing through current in any gate inputs that are on the bus.

#### **MSB Registers**

Acceleration and temperature measurements are converted to 12-bit values and transmitted via SPI using two registers per measurement. To read a full sample set of 3-axis acceleration data, six registers must be read.

Many applications do not require the accuracy that 12-bit data provides and prefer, instead, to save system level power. The MSB registers XDATA, YDATA, and ZDATA enable this tradeoff. These registers contain the eight MSBs of the x-, y-, and z-axis acceleration data; reading them effectively provides 8-bit acceleration values. Importantly, only three (consecutive) registers must be read to retrieve a full data set, significantly reducing the time during which the SPI bus is active and drawing current.

12-bit and 8-bit data are available simultaneously so that both data formats can be used in a single application, depending on the needs of the application at a given time. For example, the processor can read 12-bit data when higher resolution is required, and switch to 8-bit data (simply by reading a different set of registers) when application requirements change.

# ADDITIONAL FEATURES FREE FALL DETECTION

Many digital output accelerometers include a built-in free fall detection feature. In the ADXL362, this function can be implemented using the inactivity interrupt. Refer to the Applications Information section for more details, including suggested threshold and timing values.

#### **EXTERNAL CLOCK**

The ADXL362 has a built-in 51.2 kHz (typical) clock that, by default, serves as the time base for internal operations.

ODR and bandwidth scale proportionally with the clock. The ADXL362 provides a discrete number of options for ODR, such as 100 Hz, 50 Hz, 25 Hz, and so forth, in factors of 2, (see the Filter Control Register section for a complete listing). To achieve data rates other than those provided, an external clock can be used at the appropriate clock frequency. The output data rate scales with the clock frequency, as shown in Equation 3.

$$ODR_{ACTUAL} = ODR_{SELECTED} \times \frac{f}{51.2 \text{ kHz}}$$
 (3)

For example, to achieve an 80 Hz ODR, select the 100 Hz ODR setting and provide a clock frequency that is 80% of nominal, or 41.0 kHz.

The ADXL362 can operate with external clock frequencies ranging from the nominal 51.2 kHz down to 25.6 kHz to allow the user to achieve any desired output data rate.

Alternatively, an external clock can improve clock frequency accuracy. The distribution of clock frequencies among a sampling of >1000 parts has a standard deviation of approximately 3%. To achieve tighter tolerances, a more accurate clock can be provided externally.

Bandwidth automatically scales to ½ or ¼ of the ODR (based on the HALF\_BW setting), and this ratio is preserved, regardless of clock frequency. Power consumption also scales with clock frequency: higher clock rates increase power consumption. Figure 34 shows how power consumption varies with clock rate.




Figure 34. Current Consumption vs. External Clock Rate

#### SYNCHRONIZED DATA SAMPLING

For applications that require a precisely timed acceleration measurement, the ADXL362 features an option to synchronize acceleration sampling to an external trigger.

#### **SELF TEST**

The ADXL362 incorporates a self test feature that effectively tests its mechanical and electronic systems simultaneously. When the self test function is invoked, an electrostatic force is applied to the mechanical sensor. This electrostatic force moves the mechanical sensing element in the same manner as acceleration, and it is additive to the acceleration experienced by the device. This added electrostatic force results in an output change on all three axes.

#### **USER REGISTER PROTECTION**

The ADXL362 includes user register protection for single event upsets (SEUs). An SEU is a change of state caused by ions or electromagnetic radiation striking a sensitive node in a microelectronic device. The state change is a result of the free charge created by ionization in or close to an important node of a logic element (for example, a memory bit). The SEU, itself, is not considered permanently damaging to transistor or circuit functionality, but it can create erroneous register values. The ADXL362 registers that are protected from SEU are Register 0x20 to Register 0x2E.

SEU protection is implemented via a 99-bit error correcting (Hamming-type) code that detects both single- and double-bit errors. The check bits are recomputed any time a write to any of the protected registers occurs. At any time, if the stored version of the check bits is not in agreement with the current check bit calculation, the ERR\_USER\_REGS status bit is set.

The SEU bit in the status register is set on power-up prior to device configuration; it clears upon the first register write to that device.

#### **TEMPERATURE SENSOR**

The ADXL362 includes an integrated temperature sensor that can monitor internal system temperature or improve the temperature stability of the device via calibration. For example, acceleration outputs vary with temperature at a rate of  $\pm 0.5~\text{mg/}^{\circ}\text{C}$  (typical), but the relationship to temperature is repeatable and can be calibrated.

To use the temperature sensor to monitor absolute temperature, it is recommended that its initial bias (its output at some known temperature) is measured and calibrated.

### SERIAL COMMUNICATIONS

The ADXL362 communicates via a 4-wire SPI and operates as a slave. Ignore data that is transmitted from the ADXL362 to the master device during writes to the ADXL362.

As shown in Figure 36 to Figure 40, the MISO pin is in a high impedance state, held by a bus keeper, except when the ADXL362 is sending read data (to conserve bus power).

Wire the ADXL362 for SPI communication as shown in the connection diagram in Figure 35. The recommended SPI clock speeds are 1 MHz to 8 MHz, with 12 pF maximum loading.

The SPI timing scheme follows CPHA = CPOL = 0.

For correct operation of the device, the logic thresholds and timing parameters in Table 9 and Table 10 must be met at all times. Refer to Figure 41 and Figure 42 for visual diagrams of the timing parameters.




Figure 35. 4-Wire SPI Connection Diagram

#### **SPI COMMANDS**

The SPI port uses a multibyte structure wherein the first byte is a command. The ADXL362 command set is

0x0A: write register0x0B: read register0x0D: read FIFO

#### **Read and Write Register Commands**

The command structure for the read register and write register commands is as follows (see Figure 36 and Figure 37):

</CS down> <command byte (0x0A or 0x0B)> <address byte> <data byte> <additional data bytes for multi-byte> ... </CS up>

The read and write register commands support multibyte (burst) read/write access. The waveform diagrams for multibyte read and write commands are shown in Figure 38 and Figure 39.

#### **Read FIFO Command**

Reading from the FIFO buffer is a command structure that does not have an address.

</CS down> <command byte (0x0D)> <data byte> <data byte> <data

It is recommended that an even number of bytes be read (using a multibyte transaction) because each sample consists of two bytes: 2 bits of axis information and 14 bits of data. If an odd number of bytes is read, it is assumed that the desired data was read; therefore, the second half of the last sample is discarded so a read from the FIFO always starts on a properly aligned even-byte boundary. Data is presented least significant byte first, followed by the most significant byte.

#### **MULTIBYTE TRANSFERS**

Multibyte transfers, also known as burst transfers, are supported for all SPI commands: register read, register write, and FIFO read commands. It is recommended that data be read using multibyte transfers to ensure that a concurrent and complete set of x-, y-, and z-acceleration (and temperature, where applicable) data is read.

The FIFO runs on the serial port clock during FIFO reads and can sustain bursting at the SPI clock rate as long as the SPI clock is 1 MHz or faster.

#### Register Read/Write Auto-Increment

A register read or write command begins with the address specified in the command and auto-increments for each additional byte in the transfer. To avoid address wrapping and side effects of reading registers multiple times, the auto-increment halts at the invalid Register Address 63 (0x3F).

#### **INVALID ADDRESSES AND ADDRESS FOLDING**

The ADXL362 has a 6-bit address bus, mapping only 64 registers in the possible 256 register address space. The addresses do not fold to repeat the registers at addresses above 64. Attempted access to register addresses above 64 are mapped to the invalid register at 63 (0x3F) and have no functional effect.

Address 0x00 to Address 0x2E are for customer access, as described in the register map. Address 0x2F to Address 0x3F are reserved for factory use.


#### LATENCY RESTRICTIONS

Reading any of the data registers (0x08 to 0x0A or 0x0E to 0x15) clears the data ready interrupt. There can be as much as an 80  $\mu s$  delay from reading a register to the clearing of the data ready interrupt.

Other register reads, register writes, and FIFO reads have no latency restrictions.

#### **INVALID COMMANDS**

Commands other than 0x0A, 0x0B, and 0x0D have no effect. The MISO output remains in a high impedance state, and the bus keeper holds the MISO line at its last value.







Figure 41. Timing Diagram for SPI Receive Instructions



 $Figure~42. \ Timing~Diagram~for~SPI~Send~Instructions~(Shaded~Portions~of~Figure~36, Figure~38, and~Figure~40)$ 

Table 9. SPI Digital Input/Output

			Limit <sup>1</sup>		
Parameter	Test Conditions/Comments	Min	Max	Unit	
Digital Input					
Low Level Input Voltage (V <sub>IL</sub> )			$0.3 \times V_{DD I/O}$	V	
High Level Input Voltage (V <sub>H</sub> )		$0.7 \times V_{DD I/O}$		V	
Low Level Input Current (I⊥)	$V_{IN} = V_{DDI/O}$		0.1	μΑ	
High Level Input Current (I <sub>IH</sub> )	$V_{IN} = 0 V$	-0.1		μΑ	
Digital Output					
Low Level Output Voltage (Vol)	$I_{OL} = 10 \text{ mA}$		$0.2 \times V_{DD I/O}$	V	
High Level Output Voltage (Vон)	$I_{OH} = -4 \text{ mA}$	$0.8 \times V_{DDI/O}$		V	
Low Level Output Current (IoL)	$V_{OL} = V_{OL, max}$	10		mA	
High Level Output Current (Іон)	$V_{OH} = V_{OH, min}$		-4	mA	

 $<sup>^{\</sup>rm 1}$  Limits based on characterization results, not production tested.

Table 10. SPI Timing ( $T_A = 25^{\circ}C$ ,  $V_S = 2.0 \text{ V}$ ,  $V_{DD \text{ I/O}} = 2.0 \text{ V}$ )

	L	imit <sup>1, 2</sup>		
Parameter	Min	Max	Unit	Description
f <sub>CLK</sub> <sup>3</sup>	2.4	8000	kHz	Clock Frequency
$C_SS$	100		ns	CS Setup Time
<b>t</b> <sub>CSH</sub>	20		ns	CS Hold Time
t <sub>CSD</sub>	20		ns	CS Disable Time
<b>t</b> su	20		ns	Data Setup Time
$t_{\text{HD}}$	20		ns	Data Hold Time
t <sub>HIGH</sub>	50		ns	Clock High Time
t <sub>LOW</sub>	50		ns	Clock Low Time
t <sub>CLE</sub>	25		ns	Clock Enable Time
$t_V$	0	35	ns	Output Valid from Clock Low
t <sub>DIS</sub>	0	25	ns	Output Disable Time

 $<sup>^1</sup>$  Limits based on design targets; not production tested.  $^2$  The timing values are measured corresponding to the input thresholds (V<sub>IL</sub> and V<sub>IH</sub>) given in Table 9.  $^3$  The minimum limit is only necessary when using FIFO.

# **REGISTER MAP**

Table 11. Register Summary

Reg	Name	Bits	Bit 7	Bit 6	Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x00	DEVID_AD	[7:0]					DEV	ID_AD[7:0]				0xAD	R
0x01	DEVID_MST	[7:0]					DEVI	D_MST[7:0]				0x1D	R
0x02	PARTID	[7:0]					PA	RTID[7:0]				0xF2	R
0x03	REVID	[7:0]		REVID[7:0]							0x01	R	
0x08	XDATA	[7:0]		XDATA[7:0]							0x00	R	
0x09	YDATA	[7:0]					YD	ATA[7:0]				0x00	R
0x0A	ZDATA	[7:0]					ZD	ATA[7:0]				0x00	R
0x0B	STATUS	[7:0]	ERR_USER_ REGS	AWAKE	INACT		ACT	FIFO_OVER- RUN	FIFO_WATER- MARK	FIFO_READY	DATA_READY	0x40	R
0x0C	FIFO_ENTRIES_L	[7:0]					FIFO_E	NTRIES_L[7:0]				0x00	R
0x0D	FIFO_ENTRIES_H	[7:0]				UNU	JSED			FIFO_ENTRIES	5_H[1:0]	0x00	R
0x0E	XDATA_L	[7:0]					XDA	ATA_L[7:0]				0x00	R
0x0F	XDATA_H	[7:0]			SX				XDATA	A_H[3:0]		0x00	R
0x10	YDATA_L	[7:0]					YDA	TA_L[7:0]				0x00	R
0x11	YDATA_H	[7:0]			SX				YDATA	A_H[3:0]		0x00	R
0x12	ZDATA_L	[7:0]					ZDA	ATA_L[7:0]				0x00	R
0x13	ZDATA_H	[7:0]			SX				ZDATA	A_H[3:0]		0x00	R
0x14	TEMP_L	[7:0]					TEI	MP_L[7:0]				0x00	R
0x15	TEMP_H	[7:0]			SX				TEMP	_H[3:0]		0x00	R
0x16	Reserved	[7:0]		Reserved[7:0]						0x00	R		
0x17	Reserved	[7:0]					Res	erved[7:0]				0x00	R
0x1F	SOFT_RESET	[7:0]					SOFT	_RESET[7:0]				0x00	W
0x20	THRESH_ACT_L	[7:0]					THRESI	H_ACT_L[7:0]				0x00	RW
0x21	THRESH_ACT_H	[7:0]			UN	USED			TI	HRESH_ACT_H[	2:0]	0x00	RW
0x22	TIME_ACT	[7:0]					TIMI	E_ACT[7:0]	•			0x00	RW
0x23	THRESH_INACT_L	[7:0]					THRESH	_INACT_L[7:0]				0x00	RW
0x24	THRESH_INACT_H	[7:0]			UN	USED			TH	RESH_INACT_H	I[2:0]	0x00	RW
0x25	TIME_INACT_L	[7:0]					TIME_I	INACT_L[7:0]	•			0x00	RW
0x26	TIME_INACT_H	[7:0]					TIME_I	NACT_H[7:0]				0x00	RW
0x27	ACT_INACT_CTL	[7:0]		RES		LINKL	_OOP	INACT_REF	INACT_EN	ACT_REF	ACT_EN	0x00	RW
0x28	FIFO_CONTROL	[7:0]			UNUSED			AH	FIFO_TEMP	FIFO_	MODE	0x00	RW
0x29	FIFO_SAMPLES	[7:0]					FIFO_S	AMPLES[7:0]				0x80	RW
0x2A	INTMAP1	[7:0]	INT_LOW	AWAKE	INACT		ACT	FIFO_OVER- RUN	FIFO_WATER- MARK	FIFO_READY	DATA_READY	0x00	RW
0x2B	INTMAP2	[7:0]	INT_LOW	AWAKE	INACT		ACT	FIFO_OVER- RUN	FIFO_WATER- MARK	FIFO_READY	DATA_READY	0x00	RW
0x2C	FILTER_CTL	[7:0]	R/	ANGE	RES		HALF_BW	EXT_SAMPLE		ODR		0x13	RW
0x2D	POWER_CTL	[7:0]	RES	EXT_CLK		LOW_	NOISE	WAKEUP	AUTOSLEEP	MEA	ASURE	0x00	RW
0x2E	SELF_TEST	[7:0]					UNUSED				ST	0x00	RW

## **REGISTER DETAILS**

This section describes the functions of the ADXL362 registers. The ADXL362 powers up with default register values in the as shown in the Reset column of Table 11 in the Register Map section.

Note that any changes to the registers before the POWER\_CTL register (Register 0x00 to Register 0x2C) must be made with the device in standby. If changes are made while the ADXL362 is in measurement mode, they can be effective for only part of a measurement.

#### **DEVICE ID REGISTER**

Address: 0x00, Reset: 0xAD, Name: DEVID\_AD

This register contains the Analog Devices device ID, 0xAD.

B7	B6	B5	В4	В3	B2	В1	В0
1	0	1	0	1	1	0	1

#### **DEVICE ID: 0x1D REGISTER**

Address: 0x01, Reset: 0x1D, Name: DEVID MST

This register contains the Analog Devices MEMS device ID, 0x1D.

, B7	B6	B5	B4	B3	B2	B1	80
0	0	0	1	1	1	0	1

#### **PART ID: 0xF2 REGISTER**

Address: 0x02, Reset: 0xF2, Name: PARTID

This register contains the device ID, 0xF2 (362 octal).

B7	B6	B5	B4	В3	B2	В1	В0
1	1	1	1	0	0	1	0

#### SILICON REVISION ID REGISTER

Address: 0x03, Reset: 0x01, Name: REVID

This register contains the product revision ID, beginning with 0x01 and incrementing for each subsequent revision.

L	В7	В6	B5	B4	В3	B2	В1	В0
	0	0	0	0	0	0	0	1

#### X-AXIS DATA (8 MSB) REGISTER

Address: 0x08, Reset: 0x00, Name: XDATA

This register holds the eight most significant bits of the x-axis acceleration data. This limited resolution data register is used in power conscious applications where eight bits of data are sufficient: energy can be conserved by reading only one byte of data per axis, rather than two.

В7	В6	B5	B4	B3	B2	В1	В0
0	0	0	0	0	0	0	0

#### Y-AXIS DATA (8 MSB) REGISTER

Address: 0x09, Reset: 0x00, Name: YDATA

This register holds the eight most significant bits of the y-axis acceleration data. This limited resolution data register is used in power conscious applications where eight bits of data are sufficient: energy can be conserved by reading only one byte of data per axis, rather than two.

ı	В7	В6	B5	B4	В3	B2	В1	В0
ſ	0	0	0	0	0	0	0	0

#### **Z-AXIS DATA (8 MSB) REGISTER**

Address: 0x0A, Reset: 0x00, Name: ZDATA

This register holds the eight most significant bits of the z-axis acceleration data. This limited resolution data register is used in power conscious applications where eight bits of data are sufficient: energy can be conserved by reading only one byte of data per axis, rather than two.

ı	В7	B6	B5	B4	В3	B2	В1	В0
	0	0	0	0	0	0	0	0