Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Digital Input Stereo, 2 W, Class-D Audio Power Amplifier

Data Sheet

SSM2518

FEATURES

- Filterless, digital input Class-D amplifier
- Serial digital audio interface supports common formats
  - I²S, left justified, right justified, TDM1-16, and PCM
- 2 channels × 2 W into 4 Ω and 2 channels × 1.4 W into 8 Ω with 1% THD+N, when using a 5 V supply
- I²C control interface or standalone operation
- 91% efficiency at full scale into an 8 Ω load
- 97 dB signal-to-noise ratio (SNR), A-weighted
- 80 dB power supply rejection ratio (PSRR) at 217 Hz
- Digital volume control: −71.25 dB to +24 dB in 0.375 dB steps
- Supports a wide range of sample rates from 8 kHz to 96 kHz
- Automatic sample rate detection
- Can operate using 64 × f_S BCLK as the MCLK source
- 2.5 V to 5.5 V speaker supply voltage (PVDD)
- 1.62 V to 3.6 V digital supply voltage (DVDD)
- Pop-and-click suppression
- Short-circuit and thermal protection with programmable autorecovery
- Smart power-down when no input signal is detected
- Power-on reset
- Low power modes for performance/power trade-offs
- User selectable ultralow EMI emission mode
- Programmable dynamic range compression (DRC) with noise gate, expander, compressor, and limiter
- Available in two packages
  - 16-bump, 2.2 mm × 2.2 mm, 0.5 mm pitch WLCSP
  - 20-lead, 4.0 mm × 4.0 mm LFCSP

APPLICATIONS

- Mobile phones
- Portable media players
- Laptop PCs
- Wireless speakers
- Portable gaming
- Small LCD televisions
- Navigation systems

GENERAL DESCRIPTION

The SSM2518 is a digital input, Class-D power amplifier that combines a digital-to-analog converter (DAC) and a sigma-delta (Σ-Δ) Class-D modulator. This unique architecture enables extremely low real-world power consumption from digital audio sources with excellent audio performance. The SSM2518 is ideal for power sensitive applications, such as mobile phones and portable media players, where system noise can corrupt small analog signals such as those sent to an analog input audio amplifier.

Using the SSM2518, audio data can be transmitted to the amplifier over a standard digital audio serial interface, thereby significantly reducing the effect of noise sources such as GSM interference or other digital signals on the transmitted audio. The closed-loop digital input design retains the benefits of an all digital amplifier, yet enables very good PSRR and audio performance. The three level, Σ-Δ Class-D modulator is designed to provide the least amount of EMI interference, the lowest quiescent power dissipation, and the highest audio efficiency without sacrificing audio quality.

Input is provided via a serial audio interface, programmable to accept all common audio formats including I²S and TDM. Control of the IC is provided via an I²C control interface. The SSM2518 can accept a variety of input MCLK frequencies and can use BCLK as the clock source in some configurations.

Additional features include a soft digital volume control, de-emphasis, and a programmable digital dynamic range compressor.

The architecture of the SSM2518 provides a solution that offers lower power and higher performance than existing DAC plus Class-D solutions. Its digital interface also offers a better system solution for other products whose sole audio source is digital, such as wireless speakers, laptop PCs, portable digital televisions, and navigation systems.

Rev. A

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113

SSM2518* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

- SSM2518 Evaluation Board

DOCUMENTATION

Data Sheet

- SSM2518: Digital Input Stereo, 2 W, Class-D Audio Power Amplifier Data Sheet

SOFTWARE AND SYSTEMS REQUIREMENTS

- SSM2518 Pmod Xilinx FPGA Reference Design
- SSM2518 Sound CODEC Linux Driver

REFERENCE DESIGNS

- CN0296

DESIGN RESOURCES

- ssm2518 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ssm2518 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

Features ... 1
Applications ... 1
General Description ... 1
Revision History ... 3
Functional Block Diagram ... 4
Specifications ... 5
  Performance Specifications ... 5
  Power Supply Requirements ... 6
  Digital Input/Output ... 6
  Digital Interpolation Filter ... 6
  Digital Timing ... 7
  Absolute Maximum Ratings ... 8
  Thermal Resistance ... 8
  ESD Caution ... 8
Pin Configuration and Function Descriptions ... 9
Typical Performance Characteristics ... 11
Theory of Operation ... 14
  Power Supplies ... 14
  Power-Down Modes ... 14
  Power-On Reset/Voltage Supervisor ... 14
  Master and Bit Clock ... 14
Typical Application Circuit ... 16
Digital Audio Interface ... 17
  Channel Mapping ... 17
  Sample Rate Detection ... 17
  Standalone Mode ... 17
  Low Power Modes ... 17
  Dynamic Range Control ... 17
  Mute Options ... 18
  Volume Control ... 18
  De-emphasis Filter ... 18
  Analog Gain ... 18
  Fault Detection and Recovery ... 19
Digital Audio Formats ... 20
  Stereo Mode ... 20
  TDM, 50% Duty Cycle Mode ... 20
  TDM, Pulse Mode ... 20
  PCM, Multichannel Mode ... 21
  PCM Mono Mode ... 21
I²C Configuration Interface ... 22
  Overview ... 22
Register Summary (REG_MAP) ... 25
Register (REG_MAP) Details ... 26
  Software Reset and Master Software Power-down Control Register ... 26
  Edge Speed and Clocking Control Register ... 27
  Serial Audio Interface and Sample Rate Control Register ... 28
  Serial Audio Interface Control Register ... 29
  Channel Mapping Control Register ... 30
  Left Channel Volume Control Register ... 31
  Right Channel Volume Control Register ... 32
  Volume and Mute Control Register ... 33
  Fault Control 1 Register ... 34
  Power and Fault Control Register ... 35
  DRC Control 1 Register ... 36
  DRC Control 2 Register ... 37
  DRC Control 3 Register ... 38
  DRC Control 4 Register ... 40
  DRC Control 5 Register ... 41
  DRC Control 6 Register ... 42
  DRC Control 7 Register ... 44
  DRC Control 8 Register ... 45
  DRC Control 9 Register ... 46
Packaging and Ordering Information ... 47
  Outline Dimensions ... 47
  Ordering Guide ... 48

REVISION HISTORY

12/11—Rev. 0 to Rev. A

Added LFCSP ..... Universal
Changes to Features Section 1
Changes to Table 1, Supply Current Parameter 5
Changes to Table 3, Input Voltage Parameter 6
Changes to Table 7 8
Added Figure 5 and Table 9, Renumbered Sequentially 10
Changes to Power-Down Modes Section 14
Changes to Master and Bit Clock Section 14
Changes to Sample Rate Detection Section 17

10/11—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM



Figure 1.

SPECIFICATIONS

All specifications at PVDD = 5.0 V, DVDD = 1.8 V, f_S = 48 kHz, MCLK = 128 × f_S, T_A = 25°C, R_L = 8 Ω + 15 µH, LP_MODE = 0, volume control = 0 dB, unless otherwise noted.

PERFORMANCE SPECIFICATIONS

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
DEVICE CHARACTERISTICS						
	P_O	f = 1 kHz, BW = 20 kHz				
Output Power		R_L = 4 Ω, THD = 1%, PVDD = 5.0 V		2		W
		R_L = 4 Ω, THD = 10%, PVDD = 5.0 V		2.5		W
		R_L = 8 Ω, THD = 1%, PVDD = 5.0 V		1.42		W
		R_L = 8 Ω, THD = 10%, PVDD = 5.0 V		1.8		W
		R_L = 4 Ω, THD = 1%, PVDD = 3.6 V		1.3		W
		R_L = 4 Ω, THD = 10%, PVDD = 3.6 V		1.7		W
		R_L = 8 Ω, THD = 1%, PVDD = 3.6 V		0.75		W
		R_L = 8 Ω, THD = 10%, PVDD = 3.6 V		0.94		W
		R_L = 4 Ω, THD = 1%, PVDD = 2.5 V		0.4		W
		R_L = 4 Ω, THD = 10%, PVDD = 2.5 V		0.45		W
		R_L = 8 Ω, THD = 1%, PVDD = 2.5 V		0.275		W
		R_L = 8 Ω, THD = 10%, PVDD = 2.5 V		0.35		W
Efficiency	η	P_O = 1.4 W, 8 Ω, PVDD = 5.0 V, normal operation		91		%
		P_O = 1.4 W, 8 Ω, PVDD = 5.0 V, ultralow EMI operation		86		%
Total Harmonic Distortion Plus Noise	THD + N	P_O = 0.5 W into 8 Ω each channel, f = 1 kHz, PVDD = 5 V		0.04		%
		P_O = 0.25 W into 8 Ω each channel, f = 1 kHz, PVDD = 3.6 V		0.03		%
Channel Separation	X_{TALK}	P_O = 1 W, f = 1 kHz, PVDD = 5 V		108		dB
Average Switching Frequency	f_{SW}			280		kHz
Differential Output Offset	V_{OOS}			2.0		mV
Power Supply Rejection Ratio	$PSRR_{DC}$	PVDD = 2.5 V to 5.0 V	70	80		dB
	$PSRR_{GSM}$	V_{RIPPLE} = 100 mV rms at 217 Hz, dither input		80		dB
	$PSRR_{GSM}$	V_{RIPPLE} = 100 mV rms at 217 Hz, no input		100		dB
Supply Current PVDD	I_{PVDD}	Dither input, no load, PVDD = 5.0 V		4.7		mA
		Dither input, no load, PVDD = 3.6 V		4.4		mA
		Dither input, no load, PVDD = 2.5 V		3.8		mA
		Software power-down, $\overline{SD}$ = 1.8 V, SPWDN = 1, PVDD = 3.6 V		4		µA
		Hardware power-down, $\overline{SD}$ = 0 V, PVDD = 3.6 V		100		nA
DVDD	I_{DVDD}	Dither input, no load, DVDD = 3.3 V		3.0		mA
		Dither input, no load, DVDD = 1.8 V		1.5		mA
		Dither input, no load, DVDD = 1.8 V, f_S = 8 kHz		0.25		mA
		Software power-down, $\overline{SD}$ = 1.8 V, SPWDN = 1, DVDD = 1.8 V		2.5		µA
		Hardware power-down, $\overline{SD}$ = 0 V, DVDD = 1.8 V		100		nA
Output Noise Voltage	e_n	PVDD = 5 V, f = 20 Hz to 20 kHz, dither input, A-weighted		50		µV
		PVDD = 3.6 V, f = 20 Hz to 20 kHz, dither input, A-weighted		40		µV
Signal-to-Noise Ratio	SNR	A-weighted, referred to 0 dBFS, PVDD = 3.6 V		97		dB
Mute Attenuation		Soft mute on	100			dB

POWER SUPPLY REQUIREMENTS

Table 2.

Parameter	Min	Typ	Max	Unit
PVDD	2.5	3.6	5.5	V
DVDD	1.62	1.8	3.6	V

DIGITAL INPUT/OUTPUT

Table 3.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
INPUT VOLTAGE					
High (V_{IH})	0.7 × DVDD		3.6	V	ADDR, MCLK, BCLK, LRCLK, SDATA, SAMOD
	1.35		5.5	V	$\overline{SD}$, SDA, SCL
Low (V_{IL})	−0.3		+0.3 × DVDD	V	ADDR, MCLK, BCLK, LRCLK, SDATA, SAMOD
	−0.3		+0.35	V	$\overline{SD}$, SDA, SCL
INPUT LEAKAGE CURRENT					
High (I_{IH})			1	µA	Excluding MCLK
Low (I_{IL})			1	µA	Excluding MCLK and bidirectional pin
MCLK INPUT LEAKAGE CURRENT					
High (I_{IH})			3	µA	
Low (I_{IL})			3	µA	
INPUT CAPACITANCE			5	pF	

DIGITAL INTERPOLATION FILTER

Table 4.

Parameter	Factor	Min	Typ[1]	Max	Unit
PASS BAND					
−3 dB	0.4535 × f_S		22		kHz
Ripple				±0.01	dB
TRANSITION BAND	0.5 × f_S		24		kHz
STOP BAND	0.5465 × f_S		26		kHz
Attenuation		70			dB
GROUP DELAY	25/f_S		521		µs

[1] Typical value given for 48 kHz sample rate.

DIGITAL TIMING

All timing specifications are given for the default setting (I^2S mode) of the serial input port.

Table 5.

Parameter	Limit Min	Limit Max	Unit	Description
MASTER CLOCK				
t_{MP}	74	136	ns	MCLK period, 256 × f_S mode (MCS = b0010)
t_{MP}	148	271	ns	MCLK period, 128 × f_S mode (MCS = b0001)
SERIAL PORT				
t_{BIL}	40		ns	BCLK low pulse width
t_{BIH}	40		ns	BCLK high pulse width
t_{LIS}	10		ns	Setup time from LRCLK or SDATA edge to BCLK rising edge
t_{LIH}	10		ns	Hold time from BCLK rising edge to LRCLK or SDATA edge
t_{SIS}	10		ns	SDATA setup time to BCLK rising
t_{SIH}	10		ns	SDATA hold time from BCLK rising
I^2C PORT				
f_{SCL}		400	kHz	SCL frequency
t_{SCLH}	0.6		µs	SCL high
t_{SCLL}	1.3		µs	SCL low
t_{SCS}	0.6		µs	Setup time; relevant for repeated start condition
t_{SCH}	0.6		µs	Hold time; after this period, the first clock is generated
t_{DS}	100		ns	Data setup time
t_{SCR}		300	ns	SCL rise time
t_{SCF}		300	ns	SCL fall time
t_{SDR}		300	ns	SDA rise time
t_{SDF}		300	ns	SDA fall time
t_{BFT}	0.6		µs	Bus-free time (time between stop and start)

Digital Timing Diagrams



Figure 2. Serial Input Port Timing



Figure 3. I^2C Port Timing

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings apply at 25°C, unless otherwise noted.

Table 6.

Parameter	Rating
PVDD Supply Voltage	−0.3 V to +6 V
DVDD Supply Voltage	−0.3 V to +3.6 V
Input Voltage (ADDR, MCLK, BCLK, LRCLK, SDATA, SAMOD Pins)	−0.3 V to +3.6 V
Input Voltage ($\overline{SD}$, SDA, and SCL Pins)	−0.3 V to +6 V
ESD Susceptibility	4 kV
Storage Temperature Range	−65°C to +150°C
Operating Temperature Range	−40°C to +85°C
Junction Temperature Range	−65°C to +165°C
Lead Temperature (Soldering, 60 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 7. Thermal Resistance

Package Type	θ_{JA}	Unit
16-ball, 2 mm × 2 mm WLCSP	56	°C/W
20-lead, 4.0 mm × 4.0 mm LFCSP	54	°C/W

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. WLCSP Pin Configuration

Table 8. Pin Function Descriptions, WLCSP

Pin No.	Mnemonic	Function[1]	Description
A1	OUTR+	O	Right Channel Output Positive.
B1	OUTR−	O	Right Channel Output Negative.
A4	OUTL+	O	Left Channel Output Positive.
B4	OUTL−	O	Left Channel Output Negative.
A3	PVDD	P	2.5 V to 5.5 V Amplifier Power.
A2	GND	P	Amplifier Ground.
C1	DVDD	P	1.62 V to 3.6 V Digital and Analog Power.
B2	$\overline{SD}$	I	Power-Down Control, Active Low.
C3	SCL	I	I^2C Clock.
C4	SDA	I/O	I^2C Data.
D4	MCLK	I	Serial Audio Interface Master Clock.
D2	LRCLK	I	I^2S Word Clock.
D3	BCLK	I	I^2S Bit Clock.
D1	SDATA	I	I^2S Serial Data.
C2	SAMOD	I	Standalone/I^2C Mode Select. High = standalone mode, low = I^2C mode.
B3	ADDR	I	I^2C Address Select.

[1] I is input, O is output, I/O is input/output, and P is power.



NOTES
1. CONNECT THE EXPOSED PAD TO GND.

Figure 5. LFCSP Pin Configuration

Table 9. Pin Function Descriptions, LFCSP

Pin No.	Mnemonic	Function[1]	Description
1	OUTL+	O	Left Channel Output Positive.
2	OUTL−	O	Left Channel Output Negative.
3	ADDR	I	I^2C Address Select.
4	SDA	I/O	I^2C Data.
5	SCL	I	I^2C Clock.
6	MCLK	I	Serial Audio Interface Master Clock.
7	BCLK	I	I^2S Bit Clock.
8	GND	P	Amplifier Ground.
9	LRCLK	I	I^2S Word Clock.
10	SDATA	I	I^2S Serial Data.
11	SAMOD	I	Standalone/I^2C Mode Select. High = standalone mode, low = I^2C mode.
12	DVDD	P	1.62 V to 3.6 V Digital and Analog Power.
13	$\overline{SD}$	I	Power-Down Control, Active Low.
14	OUTR−	O	Right Channel Output Negative.
15	OUTR+	O	Right Channel Output Positive.
16	PVDD	P	2.5 V to 5.5 V Amplifier Power.
17	GND	P	Amplifier Ground.
18	GND	P	Amplifier Ground.
19	GND	P	Amplifier Ground.
20	PVDD	P	2.5 V to 5.5 V Amplifier Power.

[1] I is input, O is output, I/O is input/output, and P is power.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. THD + N vs. Output Power into 8 Ω, 5.0 V Gain Setting



Figure 9. THD + N vs. Output Power into 8 Ω, 3.6 V Gain Setting



Figure 7. THD + N vs. Output Power into 4 Ω, 5.0 V Gain Setting



Figure 10. THD + N vs. Output Power into 4 Ω, 3.6 V Gain Setting



Figure 8. THD + N vs. Frequency, PVDD = 5 V, R_L = 8 Ω



Figure 11. THD + N vs. Frequency, PVDD = 5 V, R_L = 4 Ω



Figure 12. THD + N vs. Frequency, PVDD = 3.6 V, R_L = 8 Ω



Figure 15. THD + N vs. Frequency, PVDD = 3.6 V, R_L = 4 Ω



Figure 13. THD + N vs. Frequency, PVDD = 2.5 V, R_L = 8 Ω



Figure 16. THD + N vs. Frequency, PVDD = 2.5 V, R_L = 4 Ω



Figure 14. Quiescent Current (Power Stage) vs. Supply Voltage



Figure 17. Quiescent Current (Digital Core) vs. Supply Voltage



Figure 18. Maximum Output Power vs. Supply Voltage, R_L = 4 Ω



Figure 21. Maximum Output Power vs. Supply Voltage, R_L = 8 Ω



Figure 19. Efficiency vs. Output Power into 4 Ω



Figure 22. Efficiency vs. Output Power into 8 Ω



Figure 20. Crosstalk vs. Frequency



Figure 23. PSRR vs. Frequency

THEORY OF OPERATION

The SSM2518 is fully integrated 2-channel digital input, Class-D output audio amplifier. The SSM2518 receives digital audio input and produces the PDM differential switching outputs using the internal power stage. The part has built in protection for over-temperature as well as overcurrent conditions. The SSM2518 also has built in soft turn on and soft turn off for pop-and-click suppression. The part has programmable register control via the I²C port.

POWER SUPPLIES

The SSM2518 requires two power supplies: PVDD and DVDD. Descriptions of each of these supplies follow.

PVDD

The PVDD pin supplies power to the full bridge power stage of a MOSFET and its associated drive, control, and protection circuitry. PVDD can operate from 2.5 V to 5.5 V and must be present to obtain audio output. Lowering the supply PVDD results in lower output power and, correspondingly, lower power consumption but does not degrade audio performance.

DVDD

The DVDD pin provides power to the digital logic circuitry and determines the input trip points. DVDD can operate from 1.62 V to 3.6 V and must be present to obtain audio output. Lowering the supply voltage of DVDD results in lower power consumption but does not affect audio performance.

POWER-DOWN MODES

The SSM2518 offers a hardware shutdown pin, $\overline{SD}$, which can be used to set the IC to its lowest power state, with all blocks disabled. This hardware shutdown mode is enabled when the $\overline{SD}$ pin is pulled low.

When the hardware shutdown is removed, the IC begins in software power-down mode, where all blocks except for the I²C interface are disabled. To fully power up the amplifier, clear S_RST (Bit 7 of Register 0x00). In addition to the software power-down, the software master mute is enabled at the initial state of the amplifier; therefore, no audio is output until Bit 0 of Register 0x07 is cleared.

The left and right channels can be independently shut down by setting setting L_PWDN and R_PWDN (Bit 1 and Bit 2, respectively, in Register 0x09). Disabling a channel shuts down the channel specific digital processing, DAC, Class-D modulator, and power stage.

The SSM2518 also contains a smart power-down feature, which is enabled by default. This feature can be disabled by clearing APWDN_EN (Bit 0 in Register 0x09). When active, this feature monitors the incoming digital audio signal. If this is zero for 1024 consecutive samples, regardless of sample rate, it puts the IC in the smart power-down state wherein all blocks, except the I²S and I²C ports, are placed in a low power state. Once a single nonzero input is received on the I²S interface, the SSM2518 leaves this state and resumes normal operation.

POWER-ON RESET/VOLTAGE SUPERVISOR

The SSM2518 includes an internal power-on reset and voltage supervisor circuit. This circuit provides an internal reset to all circuitry whenever PVDD or DVDD is substantially below the nominal operating threshold. This circuit simplifies supply sequencing during initial power-on.

The circuit also monitors the power supplies to the SSM2518. If the supply voltages fall below the nominal operating threshold, this circuit stops the output and issues a reset. This ensures that no damage occurs due to low voltage operation and that no pops can occur under nearly any power removal condition.

MASTER AND BIT CLOCK

The SSM2518 requires an internal master clock to operate. This clock must run at a frequency between 2.048 MHz and 6.144 MHz, depending on the input sample rate, and it must be fully synchronous with the incoming audio data. This clock signal can be derived from either the MCLK or BCLK pin, depending on the configuration used.

If the MCLK pin is used, the internal clock is derived by either dividing, passing through, or doubling the external clock signal as required. The clock supplied to the MCLK pin can range from 2.048 MHz to 38.864 MHz. In this case, the external MCLK pin signal can run at various multiples of the audio sample rate (f_S). The relationship between the MCLK rate and the audio sample rate is determined by the master clock select (MCS) register setting, Bits[4:1] in Register 0x00. Table 11 provides a summary of the available options.

In addition, a bit clock must run at the same rate as the incoming audio data on the SDATA pin. This clock can be supplied to the BCLK pin, or it can be generated internally by dividing MCLK. In this case, when BCLK_GEN (Bit 7 of Register 0x03) is set, the logic level of the BCLK pin is used to select the audio interface BCLK rate. Tie the BCLK pin to DVDD for 16 clock cycles per channel; tie it to ground for 32 cycles per channel.

If the system bit clock is in the range of acceptable internal master clock frequencies (between 2.048 MHz and 6.144 MHz), then it can serve as both master clock and bit clock. Setting NO_BCLK (Bit 5 of Register 0x00) routes the signal on the

MCLK pin to serve as the internal bit clock as well. In this case, tie the BCLK pin to ground.

Once the SSM2518 has entered its power-down state, it is possible to gate the clocks to conserve system power. However, a valid master clock must be present for the audio amplifier to operate. It is best to use a low jitter clock (less than 1 ns peak-to-peak) to ensure the specified audio performance.

TYPICAL APPLICATION CIRCUIT



Figure 24. Typical Application Circuit Using I²C Configuration

DIGITAL AUDIO INTERFACE

The SSM2518 operates as a slave on the serial audio interface. It is capable of receiving stereo I²S-style, left justified, or right justified data. Mono, stereo, and multichannel PCM/TDM interface formats are available. The data format and interface style are selected by adjusting the SDATA_FMT and SAI fields in Register 0x02. Note that, when operating in right justified mode, the proper data width must be chosen. The function of the LRCLK pin varies depending on the data format. See Figure 26 through Figure 30 for the expected audio formats for various configurations.

CHANNEL MAPPING

Stereo audio formats and TDM formats with 2, 4, 8, or 16 channels are available. In these modes, the amplifier left and right audio can be independently chosen from any of the available channels using the two fields in Register 0x04. For most digital interface formats, many of these options are not present. For example, in stereo modes, only Channel 0 and Channel 1 are valid, and in four-slot TDM mode, only Channel 0, Channel 1, Channel 2, and Channel 3 are valid.

SAMPLE RATE DETECTION

The SSM2518 can be configured to automatically detect the sample rate, or the sample rate can be entered manually into the FS field (Bit 1 and Bit 0 of Register 0x02). The choice of automatic or manual sample rate detection is made by setting the ASR bit (Bit 0 of Register 0x01). Sample rate detection functions properly only when MCS (Bits[4:1] of Register 0x00) is set correctly.

STANDALONE MODE

When the SAMOD pin is pulled high, the SSM2518 can operate in several common stereo formats without any I²C control. Some details of the serial audio interface can be configured by tying the unused I²C pins to ground or DVDD, as shown in Table 10. In addition, the amplifier gain can be controlled via the ADDR pin.

Table 10. Standalone Mode Pin Functions

Pin	Standalone Function	Pin Options
SCL	FORMAT	Low: I²S High: left justified
SDA	MCLK_SEL	Low: MCLK = 256 × f_S High: MCLK = 384 × f_S
$\overline{SD}$	$\overline{SD}$	Low: shutdown/mute High: normal operation
ADDR	GAIN	Low: +12 dB digital gain High: 0 dB digital gain

In standalone mode, the volume control, dynamic range control, and EMI control features are disabled. Automatic sample rate detection and smart power-down are enabled. All other settings are set to their default values.

LOW POWER MODES

Two low power modes are available. If DAC_LPM (Bit 3 of Register 0x09) is set, the digital-to-analog converter (DAC) runs at half speed, reducing the quiescent current. This half speed mode is also active when the MCS setting (Bits[4:1] of Register 0x00) is set to its lowest value (MCS = 0000) because the slowest acceptable MCLK rates can only support half speed DAC operation.

If AMP_LPM (Bit 4 of Register 0x09) is set, the Σ-Δ modulator runs in a special mode that offers lower quiescent current when the output power is small, at the expense of slightly degraded audio performance.

DYNAMIC RANGE CONTROL

The dynamic range control, or DRC, can be used to reduce the dynamic range of the audio signal. A common DRC scheme involves applying a gain reduction to large output signals, along with a net increase in gain for moderate to small signals. The qualitative result is a louder speaker output for moderate output levels without the undesired effects of amplifier clipping or speaker overdrive at high levels.

To calculate the gain adjustment, an rms detector gives the average level of the input signal, based on the averaging time set by RMS_TAV (Bits[3:0] in Register 0x12). Based on this time averaged level, the overall gain is adjusted so that the input/output characteristic matches the specified compression curve. This curve can be represented by a log-to-log graph with five distinct regions, as shown in Figure 25.



Figure 25. DRC Compression Curve: Log-to-Log Representation of the DRC Output Level vs. Input Level

From bottom left to top right, these regions (shown in red) are the noise gate, expander, linear region, compressor, and limiter. The control points between these regions can be set using the DRC control registers (Register 0x0A through Register 0x12) using the variable names (CT, ET, and so forth) as shown on the plot axes in Figure 25. Each element can be individually enabled using the LIM_EN, COMP_EN, EXP_EN, and NG_EN bits in

Register 0x0A. The entire DRC function can be enabled or disabled using DRC_EN (Bits[1:0] of Register 0x0A).

Linear Region

For input amplitudes between the DRC_ET and DRC_CT thresholds, the DRC attenuation is set to zero, that is, the input is passed straight through to the output. This is the region in the center of the compression curve (see Figure 25) with a 1:1 slope, where the input and output amplitude are the same.

Compressor

Above the input level set by DRC_CT (Bits[3:0] of Register 0x0C), the output amplitude does not rise as quickly as the input. This provides a smooth transition to the limiter region, where the output stops increasing altogether at the input level set by DRC_LT (Bits[7:4] of Register 0x0C). At this point, the output level is DRC_SMAX (Bits[7:4] of Register 0x0E).

Limiter

When the input level is above the input level set by DRC_LT, the output level does not exceed the level given by DRC_SMAX (Bits[7:4] of Register 0x0E). Instead, the overall gain is reduced to maintain that level without clipping.

Expander

When the expander is enabled and the input level falls below the level set by DRC_ET (Bits[7:4] of Register 0x0D), the output level begins to decrease more rapidly than the input. This provides a smooth transition to the noise gate, where sufficiently small signals are blocked completely.

When the input signal falls to the level set by DRC_NT (Bits[3:0] of Register 0x0D), the output level is set by DRC_SMIN (Bits[3:0] of Register 0x0E).

Noise Gate

When the noise gate is enabled and the input signal level falls below the threshold set by DRC_NT for a period of time, the output is set to zero. Set this at a level lower than all signals of interest to block the output in periods of silence.

The period of time for which the input level must remain below the noise gate threshold prior to the output setting to zero is determined by HDT_NG, Bits[3:0] of Register 0x10.

Attack and Decay Rates

To prevent audible distortion effects as the gain changes, the time constants for the attack (gain reduction) and decay (gain increase) are adjustable. The attack time is set by DRC_ATT (Bits[7:4] of Register 0x0F), and the decay time is set by DRC_DEC (Bits[3:0] of Register 0x0F).

Between attack and decay, a hold time is used to prevent rapid switching between increased gain and decreased gain. The hold time is set by HDT_NOR (Bits[7:4] of Register 0x10).

Post-DRC Gain

Because the DRC feature may have an overall effect on the system gain, a separate digital gain option is provided to allow the user to compensate for this effect. This digital gain option is independent of the volume control feature, allowing an overall gain adjustment that remains separate from the volume settings. This level is set by DRC_POST_G (Bits[5:2] of Register 0x11).

Depending on the application, the entire DRC block can be placed before or after the volume controls (L_VOL and R_VOL). This option is set by PRE_VOL (Bit 6 of Register 0x0A).

MUTE OPTIONS

Several mute options are available. Each channel can be muted independently using the left channel mute (L_MUTE, Bit 1 of Register 0x07) or the right channel mute (R_MUTE, Bit 2 of Register 0x07). Alternatively, both channels can be muted simultaneously using the master mute option (M_MUTE, Bit 0 of Register 0x07).

The master mute is enabled at system startup; therefore, it must be disabled before any audio is produced.

The SSM2518 also contains an automatic mute feature. This feature is enabled by setting AMUTE (Bit 7 of Register 0x07). When active, this feature monitors the incoming digital audio signal. When the data stream is zero for 2048 consecutive frames (1024 stereo samples), the output is muted. When a single nonzero input is received on the I²S interface, the SSM2518 is unmuted and resumes normal operation.

VOLUME CONTROL

The SSM2518 has a digital volume control that allows independent control of the left and right channels via Registers 0x05 and 0x06, respectively. 255 levels are available, providing a range from +24 dB to −71.25 dB in 0.375 dB increments. This is a soft volume control, meaning that the gain is adjusted continuously from one value to another. This continuously adjusted gain prevents the audible pop that occurs with an instantaneous gain adjustment.

When VOL_LINK (Bit 3 in Register 0x07) is set, both channels are linked to the left channel volume setting.

DE-EMPHASIS FILTER

A digital de-emphasis filter is provided to compensate for the standard compact disc style preemphasis, which occurs in some audio systems. This filter is designed for use with a 44.1 kHz sample rate only. To enable the de-emphasis filter, set DEEMP_EN (Bit 4 of Register 0x07).

ANALOG GAIN

The analog gain of the SSM2518 amplifier is set by ANA_GAIN (Bit 5 of Register 0x07). Each gain setting is designed to match the scaling needed for a specified PVDD voltage so that the digital full-scale values correspond to the clipping points of the amplifier at that voltage.

If PVDD is larger than the voltage specified in this register, the digital scale does not fill the output voltage range and maximum output power is reduced. Similarly, if PVDD is smaller than

specified in this register, analog clipping may occur within the range of possible digital codes.

FAULT DETECTION AND RECOVERY

Three fault conditions are detected by the SSM2518 fault detection system: left channel overcurrent, right channel overcurrent, and overtemperature. When any of these is detected, the amplifier shuts down and a read-only I^2C bit is set to indicate the cause of the shutdown. The OC_L, OC_R, and OT fault indicators are Bit 7, Bit 6, and Bit 5 (respectively) of Register 0x08.

An autorecovery feature can be enabled for temperature faults, current faults, or both, depending on the state of ARCV (Bit 1 and Bit 0 of Register 0x08).

If autorecovery is enabled, the amplifier waits a short time (10 ms, 20 ms, 40 ms, or 80 ms) and attempts to recover. The recovery delay is set by AR_TIME (Bit 7 and Bit 6 of Register 0x09). The maximum number of consecutive recovery attempts can be set to one, three, seven, or unlimited attempts; this number is set by MAX_AR (Bit 3 and Bit 2 of Register 0x08).

If the autorecovery feature is disabled or the maximum number of attempts has been reached, the amplifier remains shut down until a software reset or manual fault recovery attempt occurs. The manual fault recovery is triggered by setting the write-only bit, MRCV (Bit 4 of Register 0x08).

DIGITAL AUDIO FORMATS

STEREO MODE

SAI = 0
SDATA_FMT = 0 (I^2S), 1 (LJ), 2 (RJ 24-bit), 3 (RJ 16-bit)



Figure 26. Stereo Modes: I^2S, Left Justified, and Right Justified

TDM, 50% DUTY CYCLE MODE

SAI = 1 (2 slots), 2 (4 slots), 3 (8 slots), 4 (16 slots)
SDATA_FMT = 0 (I^2S), 1 (LJ), 2 (RJ 24-bit), 3 (RJ 16-bit)
BCLK_EDGE = 0
LRCLK_MODE = 0
SLOT_WIDTH = 0 (32 BCLKs), 1 (24 BCLKs), 2 (16 BCLKs)



Figure 27. TDM Modes with 50% Duty Cycle LRCLK

TDM, PULSE MODE

SAI = 1 (2 slots), 2 (4 slots), 3 (8 slots), 4 (16 slots)
SDATA_FMT = 0 (I^2S), 1 (LJ), 2 (RJ 24-bit), 3 (RJ 16-bit)
BCLK_EDGE = 0
LRCLK_MODE = 1
SLOT_WIDTH = 0 (32 BCLKs), 1 (24 BCLKs), 2 (16 BCLKs)



Figure 28. TDM Modes with Pulse Mode LRCLK

PCM, MULTICHANNEL MODE

SAI = 1 (2 channels), 2 (4 channels), 3 (8 channels), 4 (16 channels)
SDATA_FMT = 0 (I^2S), 1 (LJ), 2 (RJ 24-bit), 3 (RJ 16-bit)
BCLK_EDGE = 1
LRCLK_MODE = 1
SLOT_WIDTH = 0 (32 BCLKs), 1 (24 BCLKs), 2 (16 BCLKs)



Figure 29. Multichannel PCM Modes

PCM MONO MODE

SAI = 5
SDATA_FMT = 0 (I^2S), 1 (LJ), 2 (RJ 24-bit), 3 (RJ 16-bit)
BCLK_EDGE = 1
LRCLK_MODE = 1



Figure 30. Mono PCM Modes

I²C CONFIGURATION INTERFACE

OVERVIEW

The SSM2518 supports a 2-wire serial (I²C-compatible) microprocessor bus driving multiple peripherals. Two pins, serial data (SDA) and serial clock (SCL), carry information between the SSM2518 and the system I²C master controller. The SSM2518 is always a slave on the bus, meaning it cannot initiate a data transfer. Each slave device is recognized by a unique device address. The device address byte format is shown in Figure 31. The address resides in the first seven bits of the I²C write. The LSB of this byte sets either a read or write operation.

Logic Level 1 corresponds to a read operation, and Logic Level 0 corresponds to a write operation. The full byte addresses are shown in Figure 3, where the subaddresses are automatically incremented at word boundaries and can be used for writing large amounts of data to contiguous memory locations. This increment happens automatically after a single word write unless a stop condition is encountered. A data transfer is always terminated by a stop condition.

Both SDA and SCL should have a 2.2 kΩ pull-up resistor on the lines connected to them.

BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7
0	1	1	0	1	ADDR	0	R/$\overline{W}$

10242-033

Figure 31. I²C Device Address Byte Format

Addressing

Initially, each device on the I²C bus is in an idle state, monitoring the SDA and SCL lines for a start condition and the proper address. The I²C master initiates a data transfer by establishing a start condition, defined by a high-to-low transition on SDA while SCL remains high. This indicates that an address/data stream follows. All devices on the bus respond to the start condition and shift the next eight bits (the 7-bit address plus the R/$\overline{W}$ bit) MSB first. The device that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. The device address is determined by the state of the ADDR pin. This ninth bit is known as an acknowledge bit. All other devices withdraw from the bus at this point and return to the idle condition. The R/$\overline{W}$ bit determines the direction of the data. A Logic 0 on the LSB of the first byte means that the master writes information to the peripheral, whereas a Logic 1 means that the master reads information from the peripheral after writing the subaddress and repeating the start address. A data transfer takes place until a stop condition is encountered. A stop condition occurs when SDA transitions from low to high while SCL is held high. The timing for the I²C port is shown in Figure 3.

Stop and start conditions can be detected at any stage during the data transfer. If these conditions are asserted out of sequence with normal read and write operations, the SSM2518 immediately jumps to the idle condition. During a given SCL high period, the user should issue only one start condition, one stop condition, or a single stop condition followed by a single start condition. If an invalid subaddress is issued by the user, the SSM2518 does not issue an acknowledge and returns to the idle condition. If the user exceeds the highest subaddress while in auto-increment mode, one of two actions is taken. In read mode, the SSM2518 outputs the highest subaddress register contents until the master device issues a no acknowledge, indicating the end of a read. A no acknowledge condition is where the SDA line is not pulled low on the ninth clock pulse of SCL. If the highest subaddress location is reached while in write mode, the data for the invalid byte is not loaded into any subaddress register, a no acknowledge is issued by the SSM2518, and the part returns to the idle condition.

I²C Read and Write Operations

Figure 33 shows the timing of a single word write operation. Every ninth clock, the SSM2518 issues an acknowledge by pulling SDA low.

Figure 34 shows the timing of a burst mode write sequence. This figure shows an example where the target destination registers are two bytes. The SSM2518 knows to increment its subaddress register every byte because the requested subaddress corresponds to a register or memory area with a byte word length.

The timing of a single word read operation is shown in Figure 35. Note that the first R/$\overline{W}$ bit is 0, indicating a write operation. This is because the subaddress still needs to be written to set up the internal address. After the SSM2518 acknowledges the receipt of the subaddress, the master must issue a repeated start command followed by the chip address byte with the R/$\overline{W}$ bit set to 1 (read). This causes the SSM2518 SDA to reverse and begin driving data back to the master. The master then responds every ninth pulse with an acknowledge pulse to the SSM2518.

Figure 36 shows the timing of a burst mode read sequence. This figure shows an example where the target destination registers are two bytes. The SSM2518 knows to increment its subaddress register every byte because the requested subaddress corresponds to a register or memory area with a byte word length.



Figure 32. I²C Read/Write Timing



Figure 33. Single-Word I²C Write Format



Figure 34. Burst Mode I²C Write Format

Figure 35. Single-Word I²C Read Format



Figure 36. Burst Mode I²C Read Format

MCLK Frequency Settings

Table 11. MCS Bit Field Setting: MCLK, Ratio, and Frequency

Input Sample Rate		Setting 0 b0000[1]	Setting 1 b0001	Setting 2 b0010	Setting 3 b0011	Setting 4 b0100	Setting 5 b0101	Setting 6 b0110	Setting 7 b0111	Setting 8 b1000
8 kHz	Ratio	256 × f_S	512 × f_S	1024 × f_S	1536 × f_S	2048 × f_S	3072 × f_S	400 × f_S	800 × f_S	1600 × f_S
	MCLK	2.048 MHz	4.096 MHz	8.192 MHz	12.288 MHz	16.384 MHz	24.576 MHz	3.20 MHz	6.40 MHz	12.80 MHz
11.025 kHz	Ratio	256 × f_S	512 × f_S	1024 × f_S	1536 × f_S	2048 × f_S	3072 × f_S	400 × f_S	800 × f_S	1600 × f_S
	MCLK	2.822 MHz	5.6448 MHz	11.2896 MHz	16.9344 MHz	22.5792 MHz	33.8688 MHz	4.41 MHz	8.82 MHz	17.64 MHz
12 kHz	Ratio	256 × f_S	512 × f_S	1024 × f_S	1536 × f_S	2048 × f_S	3072 × f_S	400 × f_S	800 × f_S	1600 × f_S
	MCLK	3.072 MHz	6.144 MHz	12.288 MHz	18.432 MHz	24.576 MHz	38.864 MHz	4.80 MHz	9.60 MHz	19.20 MHz
16 kHz	Ratio	128 × f_S	256 × f_S	384 × f_S	768 × f_S	1024 × f_S	1536 × f_S	200 × f_S	400 × f_S	800 × f_S
	MCLK	2.048 MHz	4.096 MHz	8.192 MHz	12.288 MHz	16.384 MHz	24.576 MHz	3.20 MHz	6.40 MHz	12.80 MHz
22.05 kHz	Ratio	128 × f_S	256 × f_S	512 × f_S	768 × f_S	1024 × f_S	1536 × f_S	200 × f_S	400 × f_S	800 × f_S
	MCLK	2.822 MHz	5.6448 MHz	11.2896 MHz	16.9344 MHz	22.5792 MHz	33.8688 MHz	4.41 MHz	8.82 MHz	17.64 MHz
24 kHz	Ratio	128 × f_S	256 × f_S	512 × f_S	768 × f_S	1024 × f_S	1536 × f_S	200 × f_S	400 × f_S	800 × f_S
	MCLK	3.072 MHz	6.144 MHz	12.288 MHz	18.432 MHz	24.576 MHz	38.864 MHz	4.80 MHz	9.60 MHz	19.20 MHz
32 kHz	Ratio	64 × f_S	128 × f_S	256 × f_S	384 × f_S	512 × f_S	768 × f_S	100 × f_S	200 × f_S	400 × f_S
	MCLK	2.048 MHz	4.096 MHz	8.192 MHz	12.288 MHz	16.384 MHz	24.576 MHz	3.20 MHz	6.40 MHz	12.80 MHz
44.1 kHz	Ratio	64 × f_S	128 × f_S	256 × f_S	384 × f_S	512 × f_S	768 × f_S	100 × f_S	200 × f_S	400 × f_S
	MCLK	2.822 MHz	5.6448 MHz	11.2896 MHz	16.9344 MHz	22.5792 MHz	33.8688 MHz	4.41 MHz	8.82 MHz	17.64 MHz
48 kHz	Ratio	64 × f_S	128 × f_S	256 × f_S	384 × f_S	512 × f_S	768 × f_S	100 × f_S	200 × f_S	400 × f_S
	MCLK	3.072 MHz	6.144 MHz	12.288 MHz	18.432 MHz	24.576 MHz	38.864 MHz	4.80 MHz	9.60 MHz	19.20 MHz
96 kHz	Ratio	64 × f_S	64 × f_S	128 × f_S	192 × f_S	256 × f_S	384 × f_S	50 × f_S	100 × f_S	200 × f_S
	MCLK	3.072 MHz	6.144 MHz	12.288 MHz	18.432 MHz	24.576 MHz	38.864 MHz	4.80 MHz	9.60 MHz	19.20 MHz

[1] When using MCS = 0000, the chip automatically operates in low power mode.