

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: [info@chipsmall.com](mailto:info@chipsmall.com) Web: [www.chipsmall.com](http://www.chipsmall.com)

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## USB3503

# USB 2.0 HSIC High-Speed Hub Controller Optimized for Portable Applications

## PRODUCT FEATURES

Datasheet

### Features

- Integrated USB 2.0 Compatible 3-Port Hub.
- HSIC Upstream Port
- Advanced power saving features
  - 1  $\mu$ A Typical Standby Current
  - Port goes into power saving state when no devices are connected downstream
  - Port is shutdown when port is disabled.
  - Digital core shut down in Standby Mode
- Supports either Single-TT or Multi-TT configurations for Full-Speed and Low-Speed connections.
- Enhanced configuration options available through serial I2C Slave Port
  - VID/PID/DID
  - String Descriptors
  - Configuration options for Hub.
- Internal Default configuration option when serial I2C host not available.
- MultiTRAK<sup>TM</sup>
  - Dedicated Transaction Translator per port.
- PortMap
  - Configurable port mapping and disable sequencing.
- PortSwap
  - Configurable differential intra-pair signal swapping.
- PHYBoost<sup>TM</sup>
  - Programmable USB transceiver drive strength for recovering signal integrity
- VariSense<sup>TM</sup>
  - Programmable USB receiver sensitivity
- flexPWR<sup>®</sup> Technology
  - Low current design ideal for battery powered applications
  - Internal supply switching provides low power modes
- External 12, 19.2, 24, 25, 26, 27, 38.4, or 52 MHz clock input
- Internal 3.3V & 1.2V Voltage Regulators for single supply operation.
  - External VBAT and 1.8V dual supply input option
- Internal Short Circuit protection of USB differential signal pins.

### USB Port ESD Protection (DP/DM)

- $\pm 15kV$  (air and contact discharge)
- IEC 61000-4-2 level 4 ESD protection without external devices

### 25-pin WLCS (1.97mm x 1.97mm Wafer Level Chip Scale) Package - 0.4mm ball pitch

### Applications

The USB3503 is targeted for applications where more than one USB port is required. As mobile devices add more features and the systems become more complex it is necessary to have more than one USB port to take communicate with the internal and peripheral devices.

- Mobile Phones
- Tablet Computers
- Ultra Mobile PCs
- Digital Still Cameras
- Digital Video Camcorders
- Gaming Consoles
- PDAs
- Portable Media Players
- GPS Personal Navigation Devices
- Media Players/Viewers

**Order Number(s):**

ORDER NUMBER	TEMPERATURE RANGE	PACKAGE TYPE	REEL SIZE
USB3503A-1-GL-TR	0C to 70C	25-Ball WLCSP	3000 pieces
USB3503AI-1-GL-TR	-40C to 85C	25-Ball WLCSP	3000 pieces

**This product meets the halogen maximum concentration values per IEC61249-2-21**

**For RoHS compliance and environmental information, please visit [www.smsc.com/rohs](http://www.smsc.com/rohs)**

*Please contact your SMSC sales representative for additional documentation related to this product such as application notes, anomaly sheets, and design guidelines.*

Copyright © 2013 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at <http://www.smsc.com>. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

The Microchip name and logo, and the Microchip logo are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

**SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.**

## Table of Contents

<b>Chapter 1 General Description .....</b>	<b>8</b>
1.1 Customer Selectable Features .....	9
1.1.1 Block Diagram .....	10
<b>Chapter 2 Acronyms and Definitions .....</b>	<b>11</b>
2.1 Acronyms .....	11
2.2 Reference Documents .....	11
<b>Chapter 3 USB3503 Pin Definitions .....</b>	<b>12</b>
3.1 Pin Configuration .....	12
3.2 Signal Definitions .....	12
3.3 Pin Descriptions .....	14
3.3.1 Pin Definition .....	14
3.3.2 I/O Type Descriptions .....	17
3.3.3 Reference Clock .....	17
3.3.4 Interrupt .....	18
<b>Chapter 4 Modes of Operation .....</b>	<b>20</b>
4.1 Operational Mode Flowchart .....	20
4.2 Standby Mode .....	22
4.2.1 External Hardware RESET_N .....	22
4.3 Hub Mode .....	22
4.3.1 Hub Initialization Stage (Hub.Init) .....	22
4.3.2 Hub Wait RefClk Stage (Hub.WaitRef) .....	22
4.3.3 Hub Configuration Stage (Hub.Config) .....	22
4.3.4 Hub Connect Stage (Hub.Connect) .....	23
4.3.5 Hub Communication Stage (Hub.Com) .....	23
4.3.6 Hub Mode Timing Diagram .....	23
<b>Chapter 5 Configuration Options .....</b>	<b>25</b>
5.1 Hub Configuration Options .....	25
5.1.1 Multi/Single TT .....	25
5.2 Default Serial Interface Register Memory Map .....	25
5.3 Serial Interface Register Definitions .....	28
5.3.1 Register 00h: Vendor ID (LSB) - VIDL .....	28
5.3.2 Register 01h: Vendor ID (MSB) - VIDM .....	28
5.3.3 Register 02h: Product ID (LSB) - PIDL .....	28
5.3.4 Register 03h: Product ID (MSB) - PIDM .....	28
5.3.5 Register 04h: Device ID (LSB) - DIDL .....	28
5.3.6 Register 05h: Device ID (MSB) - DIDM .....	29
5.3.7 Register 06h: CONFIG_BYTEn_1 - CFG1 .....	29
5.3.8 Register 07h: Configuration Data Byte 2 - CFG2 .....	30
5.3.9 Register 08h: Configuration Data Byte 3 - CFG3 .....	30
5.3.10 Register 09h: Non-Removable Device - NRD .....	31
5.3.11 Register 0Ah: Port Disable For Self Powered Operation - PDS .....	31
5.3.12 Register 0Bh: Port Disable For Bus Powered Operation - PDB .....	32
5.3.13 Register 0Ch: Max Power For Self Powered Operation - MAXPS .....	32
5.3.14 Register 0Dh: Max Power For Bus Powered Operation - MAXPB .....	32

5.3.15 Register 0Eh: Hub Controller Max Current For Self Powered Operation - HCMCS	33
5.3.16 Register 0Fh: Hub Controller Max Current For Bus Powered Operation - HCMCB	33
5.3.17 Register 10h: Power-On Time - PWRT	33
5.3.18 Register 11h: Language ID High - LANGIDH	33
5.3.19 Register 12h: Language ID Low - LANGIDL	34
5.3.20 Register 13h: Manufacturer String Length - MFRSL	34
5.3.21 Register 14h: Product String Length - PRDSL	34
5.3.22 Register 15h: Serial String Length - SERSL	34
5.3.23 Register 16h-53h: Manufacturer String - MANSTR	34
5.3.24 Register 54h-91h: Product String - PRDSTR	35
5.3.25 Register 92h-CFh: Serial String - SERSTR	35
5.3.26 Register D0: Downstream Battery Charging Enable - BC_EN	35
5.3.27 Register E5h: Port Power Status - PRTPWR	36
5.3.28 Register E6h: Over Current Sense Control - OCS	36
5.3.29 Register E7h: Serial Port Interlock Control - SP_ILOCK	37
5.3.30 Register E8h: Serial Port Interrupt Status - INT_STATUS	37
5.3.31 Register E9h: Serial Port Interrupt Mask - INT_MASK	38
5.3.32 Register EEh: Configure Portable Hub - CFGP	39
5.3.33 Register F4h: Varisense_UP3 - VSNSUP3	39
5.3.34 Register F5h: Varisense_21 - VSNS21	40
5.3.35 Register F6h: Boost_Up3 - BSTUP3	40
5.3.36 Register F8h: Boost_21 - BST21	41
5.3.37 Register FAh: Port Swap - PRTSP	41
5.3.38 Register FBh: Port Remap 12 - PRTR12	42
5.3.39 Register FCh: Port Remap 34 - PRTR34	43
5.3.40 Register FFh: Status/Command - STCD	44

---

## Chapter 6 Serial Slave Interface ..... 45

6.1 Overview	45
6.2 Interconnecting the USB3503 to an I2C Master	45
6.3 I2C Message format	46
6.3.1 Sequential Access Writes	46
6.3.2 Sequential Access Reads	46
6.3.3 I2C Timing	47

---

## Chapter 7 USB Descriptors ..... 49

7.1 USB Bus Reset	49
7.2 Hub Attached as a High-Speed Device (Customer-Configured for Single-TT Support Only)	49
7.2.1 Standard Device Descriptor	49
7.2.2 Configuration Descriptor	50
7.2.3 Interface Descriptor (Single-TT)	51
7.2.4 Endpoint Descriptor (Single-TT)	52
7.3 Hub Attached as a High-Speed Device (Customer-Configured as Multi-TT Capable)	52
7.3.1 Standard Device Descriptor	52
7.3.2 Configuration Descriptor	53
7.3.3 Interface Descriptor (Single-TT)	54
7.3.4 Endpoint Descriptor (Single-TT)	55
7.3.5 Interface Descriptor (Multi-TT)	55
7.3.6 Endpoint Descriptor (Multi-TT)	56
7.4 Class-Specific Hub Descriptor	56
7.5 String Descriptors	59
7.5.1 String Descriptor Zero (specifies languages supported)	59

7.5.2 String Descriptor 1 (Manufacturer String) . . . . .	59
7.5.3 String Descriptor 2 (Product String) . . . . .	59
7.5.4 String Descriptor 3 (Serial String) . . . . .	60
<b>Chapter 8 Battery Charging . . . . .</b>	<b>61</b>
8.1 Downstream Port Battery Charging Support . . . . .	61
8.1.1 USB Battery Charging . . . . .	61
8.1.2 Special Behavior of PRTPWR Register . . . . .	61
8.1.3 Battery Charging Configuration . . . . .	62
<b>Chapter 9 Integrated Power Regulators . . . . .</b>	<b>63</b>
9.1 Overview . . . . .	63
9.1.1 3.3V Regulator . . . . .	63
9.1.2 1.2V Regulator . . . . .	63
9.2 Power Configurations . . . . .	63
9.2.1 Single Supply Configurations . . . . .	63
9.2.1.1 VBAT Only . . . . .	63
9.2.1.2 3.3V Only . . . . .	63
9.2.2 Double Supply Configurations . . . . .	63
9.2.2.1 VBAT + 1.8V . . . . .	63
9.2.2.2 3.3V + 1.8V . . . . .	64
9.3 Regulator Control Signals . . . . .	64
<b>Chapter 10 Specifications . . . . .</b>	<b>65</b>
10.1 Absolute Maximum Ratings . . . . .	65
10.2 Recommended Operating Conditions . . . . .	65
10.3 Operating Current . . . . .	66
10.4 DC Characteristics: Digital I/O Pins . . . . .	68
10.5 DC Characteristics: Analog I/O Pins . . . . .	69
10.6 Dynamic Characteristics: Digital I/O Pins . . . . .	70
10.7 Dynamic Characteristics: Analog I/O Pins . . . . .	70
10.8 Regulator Output Voltages and Capacitor Requirement . . . . .	71
10.9 ESD and Latch-Up Performance . . . . .	71
10.10 ESD Performance . . . . .	72
10.10.1 Human Body Model (HBM) Performance . . . . .	72
10.10.2 EN 61000-4-2 Performance . . . . .	72
10.10.3 Air Discharge . . . . .	72
10.10.4 Contact Discharge . . . . .	72
10.11 AC Specifications . . . . .	73
10.11.1 REFCLK . . . . .	73
10.11.2 Serial Interface . . . . .	73
10.11.3 USB 2.0 . . . . .	73
10.11.4 USB 2.0 HSIC . . . . .	73
<b>Chapter 11 Application Reference . . . . .</b>	<b>74</b>
11.1 Application Diagram . . . . .	74
<b>Chapter 12 Package Outlines, Tape &amp; Reel Drawings, Package Marking . . . . .</b>	<b>77</b>
<b>Chapter 13 Datasheet Revision History . . . . .</b>	<b>82</b>

## List of Figures

Figure 1.1	USB3503 Block Diagram	10
Figure 3.1	USB3503 25-Ball Package	12
Figure 3.2	INT_N Operation	18
Figure 4.1	Modes of Operation Flowchart	21
Figure 4.2	Timing Diagram for Hub Stages	24
Figure 6.1	I2C Connections	45
Figure 6.2	I2C Sequential Access Write Format	46
Figure 6.3	Sequential Access Read Format	47
Figure 6.4	I2C Timing Diagram	47
Figure 8.1	Battery Charging External Power Supply	61
Figure 11.1	Internal Chip-to-Chip Interface	75
Figure 11.2	Internal Chip-to-Chip Interface with Embedded Host Port	76
Figure 12.1	WLCSP25, 1.97x1.97mm Body, 0.4mm Pitch	77
Figure 12.2	WLCSP25, Tape and Reel	78
Figure 12.3	WLCSP25, Reel Dimensions	79
Figure 12.4	WLCSP25, Tape Sections	80
Figure 12.5	Reflow Profile and Critical Parameters for Lead-free (SnAgCu) Solder	80
Figure 12.6	Package Marking	81

## List of Tables

Table 3.1	Pin Descriptions . . . . .	14
Table 3.2	USB3503 I/O Type Descriptions . . . . .	17
Table 3.3	USB3503 Primary Reference Clock Frequencies . . . . .	17
Table 3.4	USB3503 Secondary Reference Clock Frequencies . . . . .	18
Table 4.1	Controlling Modes of Operation . . . . .	20
Table 4.2	Timing Parameters for Hub Stages . . . . .	24
Table 5.1	Transaction Translator Buffer Chart . . . . .	25
Table 5.2	Serial Interface Registers . . . . .	26
Table 6.1	I2C Timing Specifications . . . . .	47
Table 7.1	Device Descriptor . . . . .	49
Table 7.2	Configuration Descriptor (High-Speed, Single-TT Only) . . . . .	50
Table 7.3	Interface Descriptor (High-Speed, Single-TT) . . . . .	51
Table 7.4	Endpoint Descriptor (For Status Change Endpoint, Single-TT) . . . . .	52
Table 7.5	Device Descriptor (High-Speed) . . . . .	52
Table 7.6	Configuration Descriptor (High-Speed) . . . . .	53
Table 7.7	Interface Descriptor (High-Speed, Single-TT) . . . . .	54
Table 7.8	Endpoint Descriptor (For Status Change Endpoint, Single-TT) . . . . .	55
Table 7.9	Interface Descriptor (Multi-TT, High-Speed) . . . . .	55
Table 7.10	EndPoint Descriptor (For Status Change Endpoint, Multi-TT) . . . . .	56
Table 7.11	Class-Specific Hub Descriptor . . . . .	56
Table 7.12	String Descriptor Zero . . . . .	59
Table 7.13	String Descriptor 1, Manufacturer String . . . . .	59
Table 7.14	String Descriptor 2, Product String . . . . .	59
Table 7.15	String Descriptor 3, Serial String . . . . .	60
Table 10.1	Absolute Maximum Ratings . . . . .	65
Table 10.2	Recommended Operating Conditions . . . . .	65
Table 10.3	Operating Current (Dual Supply) . . . . .	66
Table 10.4	Operating Current (Single Supply) . . . . .	67
Table 10.5	Digital I/O Characteristics . . . . .	68
Table 10.6	DC Characteristics: Analog I/O Pins (DP/DM) . . . . .	69
Table 10.7	Dynamic Characteristics: Digital I/O Pins (RESET_N) . . . . .	70
Table 10.8	Dynamic Characteristics: Analog I/O Pins (DP/DM) . . . . .	70
Table 10.9	Regulator Output Voltages and Capacitor Requirement . . . . .	71
Table 10.10	ESD and Latch-up Performance . . . . .	71
Table 11.1	Component Values in Application Diagrams . . . . .	74
Table 11.2	Capacitance Values at VBUS of USB Connector . . . . .	74
Table 13.1	Customer Revision History . . . . .	82

# Chapter 1 General Description

The SMSC USB3503 is a low-power, USB 2.0 hub controller with HSIC upstream connectivity and three USB 2.0 downstream ports. The USB3503 operates as a hi-speed hub and supports low-speed, full-speed, and hi-speed downstream devices on all of the enabled downstream ports.

The USB3503 has been specifically optimized for mobile embedded applications. The pin-count has been reduced by optimizing the USB3503 for mobile battery-powered embedded systems where power consumption, small package size, and minimal BOM are critical design requirements. Standby mode power has been minimized. Instead of a dedicated crystal, reference clock inputs are aligned to mobile applications. Flexible integrated power regulators ease integration into battery powered devices. All required resistors on the USB ports are integrated into the hub. This includes all series termination resistors on D+ and D- pins and all required pull-down resistors on D+ and D- pins.


The USB3503 includes programmable features such as:

**MultiTRAK™ Technology**, which utilizes a dedicated Transaction Translator (TT) per port to maintain consistent full-speed data throughput regardless of the number of active downstream connections. MultiTRAK™ outperforms conventional USB 2.0 hubs with a single TT in USB full-speed data transfers.

**PortMap**, which provides flexible port mapping and disable sequences. The downstream ports of a USB3503 hub can be reordered or disabled in any sequence to support multiple platform designs with minimum effort. For any port that is disabled, the USB3503 hub controllers automatically reorder the remaining ports to match the USB host controller's port numbering scheme.

**PortSwap**, which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the PCB.

**PHYBoost**, which provides programmable levels of Hi-Speed USB signal drive strength in the downstream port transceivers. PHYBoost attempts to restore USB signal integrity in a compromised system environment. The graphic on the right shows an example of Hi-Speed USB eye diagrams before and after PHYBoost signal integrity restoration.



**VariSense**, which controls the USB receiver sensitivity enabling programmable levels of USB signal receive sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is used.

## 1.1 Customer Selectable Features

A default configuration is available in the USB3503 following a reset. This configuration may be sufficient for most applications. The USB3503 hub may also be configured by an external microcontroller. When using the microcontroller interface, the hub appears as an I<sup>2</sup>C slave device.

The USB3503 hub supports customer selectable features including:

- Optional customer configuration via I<sup>2</sup>C.
- Supports compound devices on a port-by-port basis.
- Customizable vendor ID, product ID, and device ID.
- Configurable downstream port power-on time reported to the host.
- Supports indication of the maximum current that the hub consumes from the USB upstream port.
- Supports Indication of the maximum current required for the hub controller.
- Configurable as either a Self-Powered or Bus-Powered Hub
- Supports custom string descriptors (up to 30 characters):
  - Product string
  - Manufacturer string
  - Serial number string
- When available, I<sup>2</sup>C configurable options for default configuration may include:
  - Downstream ports as non-removable ports
  - Downstream ports as disabled ports
  - USB signal drive strength
  - USB receiver sensitivity
  - USB differential pair pin location

### 1.1.1 Block Diagram




Figure 1.1 USB3503 Block Diagram

## Chapter 2 Acronyms and Definitions

### 2.1 Acronyms

EP: Endpoint  
FS: Full-Speed  
HS: Hi-Speed  
I<sup>2</sup>C<sup>®</sup>: Inter-Integrated Circuit<sup>1</sup>  
LS: Low-Speed  
HSIC: High-Speed Inter-Chip

### 2.2 Reference Documents

1. USB Engineering Change Notice dated December 29th, 2004, *UNICODE UTF-16LE For String Descriptors*.
2. *Universal Serial Bus Specification*, Revision 2.0, Dated April 27th, 2000.
3. *Battery Charging Specification*, Revision 1.1, Release Candidate 10, Dated Sept. 22, 2008
4. *High-Speed Inter-Chip USB Electrical Specification*, Version 1.0, Dated Sept. 23, 2007

**SMSC MAKES NO WARRANTIES, EXPRESS, IMPLIED, OR STATUTORY, IN REGARD TO INFRINGEMENT OR OTHER VIOLATION OF INTELLECTUAL PROPERTY RIGHTS. SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES AGAINST INFRINGEMENT AND THE LIKE.**

No license is granted by SMSC expressly, by implication, by estoppel or otherwise, under any patent, trademark, copyright, mask work right, trade secret, or other intellectual property right. \*\*To obtain this software program the appropriate SMSC Software License Agreement must be executed and in effect. Forms of these Software License Agreements may be obtained by contacting SMSC.

---

1. I<sup>2</sup>C is a registered trademark of Philips Corporation.

## Chapter 3 USB3503 Pin Definitions

### 3.1 Pin Configuration

The illustration below shows the package diagram.




Figure 3.1 USB3503 25-Ball Package

### 3.2 Signal Definitions

WLCSP PIN	NAME	DESCRIPTION
E2	DATA	Upstream HSIC DATA pin of the USB Interface
E1	STROBE	Upstream HSIC STROBE pin of the USB Interface
A5	VDD33_BYP	3.3 V Regulator Bypass
C4	PRTPWR	Port Power Control Output
B4	OCS_N	Over Current Sense Input
A1	USBDN1_DP	USB downstream Port 1 D+ data pin

WLCSP PIN	NAME	DESCRIPTION
B1	USBDN1_DM	USB downstream Port 1 D- data pin
C2	USBDN2_DP	USB downstream Port 2 D+ data pin
D2	USBDN2_DM	USB downstream Port 2 D- data pin
C1	USBDN3_DP	USB downstream Port 3 D+ data pin
D1	USBDN3_DM	USB downstream Port 3 D- data pin
E5	SCL	I <sup>2</sup> C clock input
D5	SDA	I <sup>2</sup> C bi-directional data pin
E3	RESET_N	Active low reset signal
B5	HUB_CONNECT	Hub Connect
C5	INT_N	Active low interrupt signal
D4	REF_SEL1	Reference Clock Select 1 input
E4	REF_SEL0	Reference Clock Select 0 input
B3	REFCLK	Reference Clock input
A4	RBIAS	Bias Resistor pin
D3	VDD12_BYP	1.2 V Regulator
A2	VDD33_BYP	3.3 V Regulator
B2	VBAT	Voltage input from the battery supply
A3	VDD_CORE_REG	Power supply input to 1.2V regulator for digital logic core
C3	VSS	Ground

## 3.3 Pin Descriptions

This section provides a detailed description of each signal. The signals are arranged in functional groups according to their associated interface.

The terms assertion and negation are used. This is done to avoid confusion when working with a mixture of “active low” and “active high” signal. The term “assert”, or “assertion” indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term “negate”, or “negation” indicates that a signal is inactive.

### 3.3.1 Pin Definition

Table 3.1 Pin Descriptions

NAME	SYMBOL	TYPE	DESCRIPTION
<b>UPSTREAM HIGH SPEED INTER-CHIP INTERFACE</b>			
HSIC Clock/Strobe	STROBE	I/O	HSIC Upstream Hub Strobe pin
HSIC Data	DATA	I/O	HSIC Upstream Hub Data pin
High-Speed USB Data & Port Disable Strap Option	USBDN_DP[2:1] & USBDN_DM[2:1]	A-I/O	<p>These pins connect to the downstream USB peripheral devices attached to the hub's ports</p> <p>Downstream Port Disable Strap option:</p> <p>This pin will be sampled at RESET_N negation to determine if the port is disabled.</p> <p>Both USB data pins for the corresponding port must be tied to VDD33_BYP to disable the associated downstream port.</p>
HS USB Data	USBDN_DP[3] & USBDN_DM[3]	A-I/O	<p>These pins connect to the downstream USB peripheral devices attached to the hub's ports.</p> <p><b>There is no downstream Port Disable Strap option on these ports.</b></p>
<b>SERIAL PORT INTERFACE</b>			
Serial Data	SDA	I/O	I <sup>2</sup> C Serial Data
Serial Clock	SCL	I	Serial Clock (SCL)

**Table 3.1 Pin Descriptions (continued)**

NAME	SYMBOL	TYPE	DESCRIPTION
Interrupt	INT_N	OD	<p>Interrupt The function of this pin is determined by the setting in the CFGP.INTSUSP configuration register.</p> <p>When CFGP.INTSUSP = 0 (General Interrupt) A transition from high to low identifies when one of the interrupt enabled status registers has been updated. SOC must update the Serial Port Interrupt Status Register to reset the interrupt pin high.</p> <p>When CFGP.INTSUSP = 1 (Suspend Interrupt) Indicates USB state of the hub. 'Asserted' low = Unconfigured or configured and in USB Suspend 'Negated' high = Hub is configured, and is active (i.e., not in suspend)</p> <p>If unused, this pin must be tied to <b>VDD33_BYP</b>.</p>
Over Current Sense	OCS_N	I	<p>Over Current Sense - Input from external current monitor indicating an over-current condition on port 3 or on ganged supply.</p> <p>Negated High = No over current fault detected Asserted Low = Over Current Fault Reported</p>
Port Power	PRTPWR	OD	<p>Port Power Control- Enables power to USB peripheral devices downstream on port 3 or on ganged supply.</p> <p>Asserted High = External Device should provide power for port(s). Negated Low = External Device should disable power to port(s).</p>
<b>MISC</b>			
Reference Clock Input	REFCLK	I	Reference clock input.
Reference Clock Select	REF_SEL[1:0]	I	<p>The reference select input must be set to correspond to the frequency applied to the REFCLK input. The customer should tie these pins to ground or VDD33_BYP. This input is latched during HUB.Init stage.</p> <p>Selects input reference clock frequency per <a href="#">Table 3.3</a>.</p>

Table 3.1 Pin Descriptions (continued)

NAME	SYMBOL	TYPE	DESCRIPTION
RESET Input	RESET_N	I	This active low signal is used by the system to reset the chip and hold the chip in low power STANDBY MODE.
USB Transceiver Bias	RBIAS	A-I/O	A 12.0kΩ (+/- 1%) resistor is attached from ground to this pin to set the transceiver's internal bias settings.
Hub Connect	HUB_CONNECT	I	<p>Hub will transition to the Hub Communication Stage when this pin is asserted high. It can be used in three different ways:</p> <p>Tied to Ground - Hub will not transition to the Hub Communication Stage until connect_n bit of the SP_ILOCK register is negated.</p> <p>Tied to <b>VDD33_BYP</b> - Hub will automatically transition to the Hub Communication Stage regardless of the setting of the connect_n bit and without pausing for the SOC to reference status registers.</p> <p>Transition from low to high - Hub will transition to the Hub Communication Stage after this pin transitions from low to high. HUB_CONNECT should never be driven high when USB3503 is in Standby Mode.</p>
<b>POWER</b>			
1.2V VDD Power	VDD12_BYP	Power	1.2 V Regulator. A 1.0 µF (<1 Ω ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the USB3503.
3.3V VDD Power	VDD33_BYP	Power	3.3V Regulator. A 4.7µF (<1 Ω ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the USB3503.
Core Power Supply Input	VDD_CORE_REG	Power	<p>Power supply to 1.2V regulator.</p> <p>This power pin should be connected to VDD33_BYP for single supply applications.</p> <p>Refer to <a href="#">Chapter 9</a> for power supply configuration options.</p>
Battery Power Supply Input	VBAT	Power	<p>Battery power supply.</p> <p>Refer to <a href="#">Chapter 9</a> for power supply configuration options.</p>
VSS	VSS	Ground	Ground

### 3.3.2 I/O Type Descriptions

**Table 3.2 USB3503 I/O Type Descriptions**

I/O TYPE	DESCRIPTION
I	Digital Input.
OD	Digital Output. Open Drain.
I/O	Digital Input or Output.
A-I/O	Analog Input or Output.
Power	DC input or Output.
Ground	Ground.

### 3.3.3 Reference Clock

The REFCLK input is can be driven with a square wave from 0 V to VDD33\_BYP. The USB3503 only uses the positive edge of the clock. The duty cycle is not critical.

The USB3503 is tolerant to jitter on the reference clock. The REFCLK jitter should be limited to a peak to peak jitter of less than 1 ns over a 10  $\mu$ s time interval. If this level of jitter is exceeded the USB3503 high speed eye diagram may be degraded.

To select the REFCLK input frequency, the REF\_SEL pins must be set according to [Table 3.3](#) and [Table 3.4](#). To select the primary REFCLK frequencies defined in [Table 3.3](#), INT\_N must be sampled high during the Hub.Init stage. If the INT\_N pin is not used, the INT\_N pin should be tied to VDD33\_BYP. To select the secondary REFCLK frequencies defined in [Table 3.4](#), INT\_N must be sampled low during the Hub.Init stage. If the INT\_N pin is not used, the INT\_N pin should be tied to ground. Since the INT\_N pin is open-drain during normal function, selecting the secondary REFCLK frequencies requires that the INT\_N pin be driven low from an external source during Hub.Init and then, after startup, that external source must turn into an input to receive the INT\_N signal.

**Table 3.3 USB3503 Primary Reference Clock Frequencies**

REF_SEL[1:0]	FREQUENCY (MHz)
'00'	38.4
'01'	26.0
'10'	19.2
'11'	12.0

**Table 3.4 USB3503 Secondary Reference Clock Frequencies**

REF_SEL[1:0]	FREQUENCY (MHz)
'00'	24.0
'01'	27.0
'10'	25.0
'11'	50.0

### 3.3.4 Interrupt

The general interrupt pin (INT\_N) is intended to communicate a condition change within the hub. The conditions that may cause an interrupt are captured within a register mapped to the serial port (Register E8h: Serial Port Interrupt Status - INT\_STATUS). The conditions that cause the interrupt to assert can be controlled through use of an interrupt mask register (Register E9h: Serial Port Interrupt Mask - INT\_MASK).

The general interrupt and all interrupt conditions are functionally latched and event driven. Once the interrupt or any of the conditions have asserted, the status bit will remain asserted until the SOC negates the bit using the serial port. The bits will then remain negated until a new event condition occurs. The latching nature of the register causes the status to remain even if the condition that caused the interrupt ceases to be active. The event driven nature of the register causes the interrupt to only occur when a new event occurs- when a condition is removed and then is applied again.

The function of the interrupt and the associated status and masking registers are illustrated in Figure 3.2. Registers & Register bits shown in the figure are defined in Table 5.2, "Serial Interface Registers," on page 26.


**Figure 3.2 INT\_N Operation**

Figure 3.2 also shows an alternate configuration option (CFGP.INTSUSP) for a suspend interrupt. This option allows the user to change the behavior of the INT\_N pin to become a direct level indication of configuration and suspend status.

When selected, the INT\_N indicates that the entire hub has entered the USB suspend state.

NOTE: Because INT\_N is driven low when active, care must be taken when selecting the external pullup resistor value for this open drain output. A sufficiently large resistor must be selected to insure suspend current requirements can be satisfied for the system.

## Chapter 4 Modes of Operation

The USB3503 provides two modes of operation - Standby Mode and Hub Mode - which balance power consumption with functionality. The operating mode of the USB3503 is selected by setting values on primary inputs according to the table below.

**Table 4.1 Controlling Modes of Operation**

RESET_N INPUT	RESULTING MODE	SUMMARY
0	Standby	Lowest Power Mode – no function other than monitoring RESET_N input to move to higher states. All regulators are powered off.
1	Hub	Full Feature Mode - Operates as a configurable USB hub. Power consumption based on how many ports are active, at what speeds they are running and amount of data transferred.

### 4.1 Operational Mode Flowchart

The flowchart in [Figure 4.1](#) shows the modes of operation. It also shows how the USB3503 traverses through the Hub mode stages (shown in bold.) The flow of control is dictated by control register bits shown in Italics as well as other events such as availability of reference clock. Refer to [Section 5.3, "Serial Interface Register Definitions," on page 28](#) for the detailed definition of the control register bits. In this specification register bits are referenced using the syntax <Register>.<RegisterBit>. A summary of all registers can be found in [Table 5.2, "Serial Interface Registers," on page 26](#).

The remaining sections in this chapter provide more detail on each stage and mode of operation.




Figure 4.1 Modes of Operation Flowchart

## 4.2 Standby Mode

Standby Mode provides a very low power state for maximum power efficiency when no signaling is required. This is the lowest power state. In Standby Mode all internal regulators are powered off, the PLL is not running, and core logic is powered down in order to reduce power. Because core logic is powered off, no configuration settings are retained in this mode and must be re-initialized after RESET\_N is negated high.

### 4.2.1 External Hardware RESET\_N

A valid hardware reset is defined as an assertion of RESET\_N low for a minimum of 100us after all power supplies are within operating range. While reset is asserted, the Hub (and its associated external circuitry) enters STANDBY MODE and consumes extremely low current as defined in [Table 10.3](#) and [Table 10.4](#).

Assertion of RESET\_N (external pin) causes the following:

- All downstream ports are disabled.
- All transactions immediately terminate; no states are saved.
- All internal registers return to the default state.
- The PLL is halted.

After RESET\_N is negated high in the Hub.Init stage, the Hub reads customer-specific data from the ROM.

## 4.3 Hub Mode

Hub Mode provides functions of configuration and high speed USB hub operation including connection and communication. Upon entering Hub Mode and initializing internal logic, the device passes through several sequential stages based on a fixed time interval.

### 4.3.1 Hub Initialization Stage (Hub.Init)

The first stage is the initialization stage and occurs when Hub mode is entered based on the conditions in [Table 4.1](#). In this stage the 1.2V regulator is enabled and stabilizes, internal logic is reset, and the PLL locks if a valid REFCLK is supplied. Configuration registers are initialized to their default state and REF\_SEL[1:0] input values are latched. The USB3503 will complete initialization and automatically enter the next stage after  $T_{hubinit}$ . Because the digital logic within the device is not yet stable, no communication with the device using the serial port is possible. Configuration registers are initialized to their default state.

### 4.3.2 Hub Wait RefClk Stage (Hub.WaitRef)

During this stage the serial port is not functional.

If the reference clock is provided before entering hub mode, the USB3503 will transition to the Hub Configuration stage without pausing in the Hub Wait RefClk stage. Otherwise, the USB3503 will transition to the Hub configuration stage once a valid reference clock is supplied and the PLL has locked.

### 4.3.3 Hub Configuration Stage (Hub.Config)

In this stage, the SOC has an opportunity to control the configuration of the USB3503 and modify any of the default configuration settings specified in the integrated ROM. These settings include USB

device descriptors, port electrical settings such as PHY BOOST, and control features. The SOC implements the changes using the serial slave port interface to write configuration & control registers.

See [Section 5.3.29, "Register E7h: Serial Port Interlock Control - SP\\_ILOCK," on page 37](#) for definition of SP\_ILOCK register and how it controls progress through hub stages. If the SP\_ILOCK.config\_n bit has its default asserted low and the bit is not written by the serial port, then the USB3503 completes configuration without any I2C intervention.

If the SP\_ILOCK.config\_n bit has its default negated high or the SOC negates the bit high using the serial port during  $T_{hubconfig}$ , the USB3503 will remain in the Hub Configuration Stage indefinitely. This will allow the SOC to update other configuration and control registers without any remaining time-out restrictions. Once the SP\_ILOCK.config\_n bit is asserted low by the SOC the device will transition to the next stage.

#### 4.3.4 Hub Connect Stage (Hub.Connect)

Next, the USB3503 enters the Hub Connect Stage. See [Section 5.3.32, "Register EEh: Configure Portable Hub - CFGP," on page 39](#) and [Section 5.3.29, "Register E7h: Serial Port Interlock Control - SP\\_ILOCK," on page 37](#) for definition of control registers which affect how the device transitions through the hub stages.

By using the appropriate controls, the USB3503 can be set to immediately transition, or instead to remain in the Hub Connect Stage indefinitely until one of the SOC handshake events occur. When set to wait on the handshake, the SOC may read or update any of the serial port registers. Once the SOC finishes accessing registers and is ready for USB communication to start, it can perform one of the selected handshakes which cause the USB3503 to connect within  $T_{hubconnect}$  and transition to the Hub Communication Stage.


#### 4.3.5 Hub Communication Stage (Hub.Com)

Once it exits the Hub Connect Stage, the USB3503 enters Hub Communication Stage. In this stage full USB operation is supported under control of the USB Host on the upstream port. The USB3503 will remain in the Hub Communication Stage until the operating mode is changed by the system asserting RESET\_N low.

While in the Hub Communication Stage, communication over the serial port is no longer supported and the resulting behavior of the serial port if accessed is undefined. In order to re-enable the serial port interface, the device must exit Hub Communication Stage. Exiting this stage is only possible by entering Standby mode.

#### 4.3.6 Hub Mode Timing Diagram

The following timing diagram shows the progression through the stages of Hub Mode and the associated timing parameters.

**Figure 4.2 Timing Diagram for Hub Stages**

The following table lists the timing parameters associated with the stages of the Hub Mode.

**Table 4.2 Timing Parameters for Hub Stages**

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Hub Initialization Time	$T_{HUBINIT}$		3	4	ms	
Hub Configuration Time-out	$T_{HUBCONFIG}$	94	95	96	ms	
Hub Connect Time	$T_{HUBCONNECT}$	0	1	10	us	

# Chapter 5 Configuration Options

## 5.1 Hub Configuration Options

The SMSC Hub supports a number of features (some are mutually exclusive), and must be configured in order to correctly function when attached to a USB host controller. There are two principal ways to configure the hub: by writing to configuration registers using the serial slave port, or by internal default settings. Any configuration registers which are not written by the serial slave retain their default settings.

### 5.1.1 Multi/Single TT

SMSC's USB 2.0 Hub is fully specification compliant to the Universal Serial Bus Specification Revision 2.0 April 27,2000 (12/7/2000 and 5/28/2002 Errata). Please reference Chapter 11 (Hub Specification) for general details regarding Hub operation and functionality.

For performance reasons, the Hub provides 1 Transaction Translator (TT) per port (defined as Multi-TT configuration), and each TT has 1512 bytes of periodic buffer space and 272 Bytes of non-periodic buffer space (divided into 4 non-periodic buffers per TT), for a total of 1784 bytes of buffer space for each Transaction Translator.

When configured as a Single-TT Hub (required by USB 2.0 Specification), the Single Transaction Translator will have 1512 bytes of periodic buffer space and 272 bytes of non-periodic buffer space (divided into 4 non-periodic buffers per TT), for a total of 1784 bytes of buffer space for the entire Transaction Translator. **Each Transaction Translator's buffer is divided as shown in Table 5.1, "Transaction Translator Buffer Chart".**

**Table 5.1 Transaction Translator Buffer Chart**

Periodic Start-Split Descriptors	256 Bytes
Periodic Start-Split Data	752 Bytes
Periodic Complete-Split Descriptors	128 Bytes
Periodic Complete-Split Data	376 Bytes
Non-Periodic Descriptors	16 Bytes
Non-Periodic Data	256 Bytes
Total for each Transaction Translator	1784 Bytes

## 5.2 Default Serial Interface Register Memory Map

The Serial Interface Registers are used to customize the USB3503 for specific applications. Reserved registers or reserved bits within a defined register should not be written to non-default values or undefined behavior may result.