imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



First Edition Mar 4, 2005

LCD Module Technical Specification

Final Revision *****

Type No.

F-51851GNFQJ-LG-ACN

m. Abatsutes

Approved by (Quality Assurance Division)

Checked by (ACI Engineering Division)

T.Yuchi Prepared by (ACI Engineering Division)

Table of Contents

1. General Specifications	2
2. Electrical Specifications	3
3. Optical Specifications	13
4. I/O Terminal	15
5. Test	17
6. Appearance Standards	18
7. Code System of Production Lot	21
8. Type Number	21
9. Applying Precautions	21
10. Precautions Relating Product Handling	22
11. Warranty	23

Revision History

Rev.	Date	Page	Com	ment	
F-51	851GNFQJ-LG-ACN (AC) No. 2005-02	58	OPTREX CORPORATION	Page 1/23

1.General Specifications

Operating Temp.	:	min20°C ~max. 70°C	
Storage Temp.	:	min30°C ~max. 80°C	
Dot Pixels	:	240 (W) × 64 (H) dots	
Dot Size	:	0.50 (W) × 0.50 (H) mm	
Dot Pitch	:	0.53 (W) × 0.53 (H) mm	
Viewing Area	:	130.2 (W) × 37.6 (H) mm	
Outline Dimensions	:	135.2* (W) × 51.7** (H) × 9.8* (D) mm * Without Hook **Without Flat Cable and LED Cable	
Weight	:	77g max.	
LCD Type	:	NTD-23162 (F-STN / Black & White-mode / Transmissive)	
Viewing Angle	:	6:00	
Data Transfer	:	8-bit parallel data transfer Serial data transfer	
Backlight	:	LED Backlight / Green	
Additional Spec.	:	Vivid Color Display Specification (High Performance Color is Used)	
Drawing	:	Dimensional Outline UE-312338	
RoHS regulation	:	To our best knowledge, this product satisfies material requirement of RoHS regulation. Our company is doing the best efforts to obtain the equivalent certificate from our suppliers.	

2.Electrical Specifications

2.1. Absolute Maximum Ratings

		9-			Vss=0V
Parameter	Symbol	Conditions	Min.	Max.	Units
Supply Voltage	VDD-VSS	-	-0.3	7.0	V
(Logic)					
Supply Voltage	Vss2	With Double *1	-7.0	+0.3	V
(Booster Circuit)		With Triple *1	-6.0	+0.3	
		With Quad *1	-4.5	+0.3	
Supply Voltage 1	V5,Vout	*1	-18.0	+0.3	V
(LCD Drive)					
Supply Voltage 2	V_{1}, V_{2}, V_{3}, V	*1	V 5	+0.3	V
(LCD Drive)	4				
Input Voltage	VIN	-	-0.3	VDD+0.3	V
Output Voltage	Vo	-	-0.3	VDD+0.3	V

*1 Relative to VDD.

The relation of $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5 > V_{OUT}$; $V_{DD} > V_{SS} \ge V_{OUT}$ must be maintained.

In case of inputting external LCD driving voltage, LCD drive voltage should start supplying toNJU6676 at the mean time of turning on VDD power supply or after turned on VDD.

In use of the voltage boost circuit, the condition that the supply voltage : $18V \ge V_{DD}$ -Vout is necessary. Decoupling capacitor should be connected between VDD and VSS due to the stabilized operation for the voltage converter.

					Ta=25°C,	Vss=0V
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Supply Voltage	Vdd-Vss	-	2.2	-	5.5	V
(Logic) *1						
Supply Voltage	Vss2	*2	-6.0	-	-2.5	V
(Booster Circuit)						
Supply Voltage	V 5	*2	-18.0	-	-6.0	V
(LCD Drive)	V1, V 2	*2	0.4×V5	-	Vdd	V
	V 3, V 4	*2	V 5	-	0.6×V5	V
Supply Voltage	Vss2	With Triple *2	-6.0	-	-2.5	V
(Booster Circuit)		With Quad *2	-4.5	-	-2.5	
Booster Output	Vout	*2	-18.0	-	-	V
Voltage						
Voltage Regulator	Vout2	Voltage converter off	-18.0	-	-6.0	V
Operating Voltage		External power supply				
Voltage Follower	V 5	Voltage regulator off	-18.0	-	-6.0	V
Operating Voltage		External power supply				
Base Voltage	VREG%	VDD=3.0V	-	-	3.0	%
"High" Level	Vін	-	0.8×Vdd	-	Vdd	V
Input Voltage						
"Low" Level	Vı∟	-	Vss	-	0.2×Vdd	V
Input Voltage						

2.2. DC Characteristics

"High" Level	Vон	lон=-0.5mA	0.8×Vdd	-	Vdd	V
Output Voltage						
"Low" Level	Vol	lo∟=0.5mA	Vss	-	0.2×Vdd	V
Output Voltage						
	ldd	VDD-VSS=5.0V	-	3.3	5.0	mA
Supply Current						
Supply Current	I 5	VDD-V5=10.4V	-	0.4	0.6	mA

*1 Although the NJU6676 can operate in wide range of the operation voltage, it shall not be guaranteed in a sudden voltage fluctuation during the access with MPU.

*2 Relative to VDD.


2.3.AC Characteristics

2.3.1. Read/Write Operation Sequence (80 series CPU)

		•	VD	D=4.5~5.5V
Parameter	Symbol	Min.	Max.	Units
Address Hold Time	t _{AH8}	0	-	ns
Address Setup Time	t _{AW8}	0	-	ns
System Cycle Time	t _{CYC8}	166	-	ns
Control Low Pulse Width(Write)	t _{CCLW}	30	-	ns
Control Low Pulse Width(Read)	t _{CCLR}	70	-	ns
Control High Pulse Width(Write)	t ccнw	30	-	ns
Control High Pulse Width(Read)	t cchr	30	-	ns
Data Setup Time	t _{DS8}	30	-	ns
Data Hold Time	t _{DH8}	10	-	ns
RD Access Time	t _{ACC8}	-	70	ns
Output Disable Time	t _{oh8}	10	50	ns
Input Signal Rise/Fall Time	tr, tf	-	15	ns
		T	VD	D=2.7~4.5V
Parameter	Symbol	Min.	Max.	Units
Address Hold Time	t _{AH8}	0	-	ns
Address Setup Time	t _{AW8}	0	-	ns
System Cycle Time	t _{CYC8}	300	-	ns
Control Low Pulse Width(Write)	t _{CCLW}	60	-	ns
Control Low Pulse Width(Read)	t _{CCLR}	120	-	ns
Control High Pulse Width(Write)	t _{сснw}	60	-	ns
Control High Pulse Width(Read)	t cchr	60	-	ns
Data Setup Time	t _{DS8}	40	-	ns
Data Hold Time	t _{DH8}	15	-	ns
RD Access Time	t _{ACC8}	-	140	ns
Output Disable Time	t _{oн8}	10	100	ns
Input Signal Rise/Fall Time	tr, tf	-	15	ns
			VD	D=2.2~2.7V
Parameter	Symbol	Min.	Max.	Units
Address Hold Time	t _{AH8}	0	-	ns
Address Setup Time	t _{AW8}	0	-	ns
System Cycle Time	t _{CYC8}	1000	-	ns
Control Low Pulse Width(Write)	t _{CCLW}	120	-	ns
Control Low Pulse Width(Read)	t _{CCLR}	240	-	ns
Control High Pulse Width(Write)	t _{сснw}	120	-	ns
Control High Pulse Width(Read)	t cchr	120	-	ns
Data Setup Time	t _{DS8}	80	-	ns
-51851GNFQJ-LG-ACN (AC) No. 2005-0258	OPTF	REX CORPOR	ATION	Page 5/23

Data Hold Time	t _{DH8}	30	-	ns
RD Access Time	t _{ACC8}	-	280	ns
Output Disable Time	t _{OH8}	10	200	ns
Input Signal Rise/Fall Time	tr, tf	-	15	ns

Each timing is specified based on 0.2×VDD and 0.8×VDD.




2.3.2. Read/Write Operation Sequence (68 series CPU)

		1	Vc	D=4.5~5.5V
Parameter	Symbol	Min.	Max.	Units
Address Hold Time	t _{AH6}	0	-	ns
Address Setup Time	t _{AW6}	0	-	ns
System Cycle Time	t _{CYC6}	166	-	ns
Enable High Pulse Width (Read)	t _{ewhr}	70	-	ns
Enable High Pulse Width (Write)	t _{ewнw}	30	-	ns
Enable Low Pulse Width (Read)	t _{ewlr}	30	-	ns
Enable Low Pulse Width (Write)	t _{EWLW}	30	-	ns
Data Setup Time	t _{DS6}	30	-	ns
Data Hold Time	t _{DH6}	10	-	ns
Access Time (CL=100pF)	t _{ACC6}	-	70	ns
Output Disable Time	t _{OH6}	10	50	ns
Input Signal Rise/Fall Time	tr, tf	-	15	ns
	-		Vc	D=2.7~4.5V
Parameter	Symbol	Min.	Max.	Units
Address Hold Time	t _{AH6}	0	-	ns
Address Setup Time	t _{AW6}	0	-	ns
System Cycle Time	t _{CYC6}	300	-	ns
Enable High Pulse Width (Read)	t _{ewhr}	120	-	ns
Enable High Pulse Width (Write)	t _{ewнw}	60	-	ns
Enable Low Pulse Width (Read)	t _{ewlr}	60	-	ns
Enable Low Pulse Width (Write)	t _{EWLW}	60	-	ns
Data Setup Time	t _{DS6}	40	-	ns
Data Hold Time	t _{DH6}	15	-	ns
Access Time (CL=100pF)	t _{ACC6}	-	140	ns
Output Disable Time	t _{OH6}	10	100	ns
Input Signal Rise/Fall Time	tr, tf	-	15	ns
		1	Vc	D=2.2~2.7V
Parameter	Symbol	Min.	Max.	Units
Address Hold Time	t _{AH6}	0	-	ns
Address Setup Time	t _{AW6}	0	-	ns
System Cycle Time	t _{CYC6}	1000	-	ns
Enable High Pulse Width (Read)	t _{ewhr}	240	-	ns
Enable High Pulse Width (Write)	t _{еwнw}	120	-	ns
Enable Low Pulse Width (Read)	t _{ewlr}	120	-	ns
Enable Low Pulse Width (Write)	t _{EWLW}	120	-	ns
Data Setup Time	t_{DS6}	80	-	ns
-51851GNFQJ-LG-ACN (AC) No. 2005-0258	B OPTF	REX CORPOR	ATION	Page 7/2

Data Hold Time	t _{DH6}	30	-	ns
Access Time (CL=100pF)	t _{ACC6}	-	280	ns
Output Disable Time	t _{OH6}	10	200	ns
Input Signal Rise/Fall Time	tr, tr	-	15	ns


Each timing is specified based on 0.2×VDD and 0.8×VDD.



2.3.3. Serial Interface Sequence

Parameter	Symbol	Min.	Max.	D=4.5~5.5 Units
Serial Clock Cycle	t _{scyc}	200	-	ns
Serial Clock High Pulse Width	t _{shw}	75	_	ns
Serial Clock Low Pulse Width	t _{sLw}	75	_	ns
Address Setup Time	t _{SAS}	50	_	ns
Address Hold Time	t _{sah}	100	_	ns
Data Setup Time	t _{sDs}	50	_	ns
Data Hold Time	t _{sDH}	50	_	ns
CS-SCL Time	t _{css}	100	_	ns
	t _{CSH}	100	_	ns
Input Signal Rise/Fall Time	tr, tr	-	15	ns
	-, -, -,			D=2.7~4.5
Parameter	Symbol	Min.	Max.	Units
Serial Clock Cycle	tscyc	250	-	ns
Serial Clock High Pulse Width	t _{sнw}	100	-	ns
Serial Clock Low Pulse Width	t _{sLw}	100	-	ns
Address Setup Time	t _{sas}	150	-	ns
Address Hold Time	t _{sah}	150	-	ns
Data Setup Time	t _{sDs}	100	-	ns
Data Hold Time	t _{sDH}	100	-	ns
CS-SCL Time	t _{css}	150	-	ns
	t _{csн}	150	-	ns
Input Signal Rise/Fall Time	tr, tr	-	15	ns
		-	Vc	D=2.2~2.7
Parameter	Symbol	Min.	Max.	Units
Serial Clock Cycle	tscyc	400	-	ns
Serial Clock High Pulse Width	t _{sнw}	150	-	ns
Serial Clock Low Pulse Width	t _{sLw}	150	-	ns
Address Setup Time	t _{sas}	250	-	ns
Address Hold Time	t _{sah}	250	-	ns
Data Setup Time	t _{sDs}	150	-	ns
Data Hold Time	t _{sDH}	150	-	ns
CS-SCL Time	t _{css}	250	-	ns
	t _{сsн}	250	-	ns
Input Signal Rise/Fall Time	tr, tr	-	15	ns

OPTREX CORPORATION



2.3.4. Display Control Timing Characteristics


Reset Input Timing Parameter	Symbol	Min.	Тур.	Max.	D=4.5~5.5V Units
Reset time	t _R	-		0.5	01113
Reset "L" Pulse Width	t _{RW}	0.5	_	-	μs
		0.0			
Reset Input Timing				Vc	D=2.7~4.5V
Parameter	Symbol	Min.	Тур.	Max.	Units
Reset time	t _R	-	-	1	μs
Reset "L" Pulse Width	t _{RW}	1	-	-	μο
Reset Input Timing				Vc	D=2.2~2.7V
Parameter	Symbol	Min.	Тур.	Max.	Units
Reset time	t _R	-	-	1.5	
Reset "L" Pulse Width	t _{RW}	1.5	-	-	μs
RES			ⁱ R▶		
Internal					
states	X	During reset	Rese	t complete	
states	X'	During reset	Rese		0D=4.5~5.5V
states	Symbol	During reset Min.	Typ.		DD=4.5~5.5V Units
states Output Timing Parameter	/ \		/ \	Vc	
states Output Timing Parameter FR Delay Time	Symbol	Min.	/ к	Vc Max. 40	Units ns
states Output Timing Parameter FR Delay Time	Symbol	Min.	/ к	Vc Max. 40	Units
states Output Timing Parameter FR Delay Time Output Timing Parameter	Symbol t _{DFR}	Min.	/ K Typ. 10	Vc Max. 40 Vc	Units ns DD=2.7~4.5V
states Output Timing Parameter FR Delay Time Output Timing Parameter FR Delay Time	Symbol t _{DFR}	Min. - Min.	Тур. 10 Тур.	V Max. 40 V Max. 80	Units ns DD=2.7~4.5V Units ns
States Output Timing Parameter FR Delay Time Output Timing Parameter FR Delay Time Output Timing	Symbol t _{DFR} Symbol t _{DFR}	Min. - Min. -	Typ. 10 	V Max. 40 V Max. 80 V	Units ns DD=2.7~4.5V Units ns DD=2.2~2.7V
States Output Timing Parameter FR Delay Time Output Timing Parameter FR Delay Time Output Timing Parameter	Symbol t _{DFR}	Min. - Min.	Тур. 10 Тур.	V Max. 40 V Max. 80	Units ns DD=2.7~4.5V Units ns
States Output Timing Parameter FR Delay Time Output Timing Parameter FR Delay Time Output Timing Parameter FR Delay Time ach timing is specified base The delay time is applied to t CL	Symbol t _{DFR} Symbol t _{DFR} Symbol t _{DFR} d on 0.2×VDD ar	Min. - Min. - Min. - nd 0.8×VDD.	Typ. 10 Typ. 10 Typ. 50	Vc Max. 40 Vc Max. 80 Vc Max.	Units ns D=2.7~4.5V Units ns D=2.2~2.7V Units
<u>Qutput Timing</u> Parameter FR Delay Time Qutput Timing Parameter FR Delay Time Qutput Timing Parameter FR Delay Time Each timing is specified base The delay time is applied to t	Symbol t _{DFR} Symbol t _{DFR} Symbol t _{DFR} d on 0.2×VDD ar	Min. - Min. - Min. - nd 0.8×VDD.	Тур. 10 Тур. 10 Тур. 50	Vc Max. 40 Vc Max. 80 Vc Max.	Units ns D=2.7~4.5V Units ns D=2.2~2.7V Units

2.4. Lighting Specifications

2.4.1. Absolute Maximum Ratings

	-					Ta=25°C
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Foward Current	ŀF	Note 1	-	-	180	mA
Reverse Voltage	VR	-	-	-	5	V
LED Power Dissipation	PD	-	-	-	720	mW

Note 1 : Refer to the foward current derating curve.



2.4.2. Operating Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Foward Voltage	VF	l⊧=90mA	-	3.4	4.0	V
Luminance of	L	l⊧=90mA	70	100	-	cd/m ²
Module Surface						

3.Optical Specifications

3.1.LCD Driving Voltage

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Recommended		Ta= -20°C	-	-	11.3	V
LCD Driving Voltage	Vdd-V5	Ta=25°C	9.6	10.4	11.1	V
Note 1		Ta=70°C	9.1	-	-	V

Note 1 : Voltage (Applied actual waveform to LCD Module) for the best contrast. The range of minimum and maximum shows tolerance of the operating voltage. The specified contrast ratio and response time are not guaranteed over the entire range.

3.2. Optical Characteristics

Ta=25°C, 1/65 Duty, 1/9 Bias, Vop=10.4V (Note 4), θ= 0°, φ=-°

Pa	rameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Contrast Ra	atio Note 1	CR	$\theta = 0^{\circ}$, $\phi = -^{\circ}$	-	60	-	
Viewing Ang	gle			Shown i	n 3.3		
Response	Rise Note 2	Ton	-	-	130	200	ms
Time	Decay Note 3	Toff	-	-	180	270	ms

Note 1 :Contrast ratio is definded as follows. (CR = LON / LOFF)

LON : Luminance of the ON segments

LOFF: Luminance of the OFF segments


Measuring Spot : 3.0mm


Note 2 :The time that the luminance level reaches 90% of the saturation level from 0% when ON signal is applied.

Note 3 :The time that the luminance level reaches 10% of the saturation level from 100% when OFF signal is applied.

Note 4 :Definition of Driving Voltage VoD

Assuming that the typical driving waveforms shown below are applied to the LCD Panel at 1/A Duty - 1/B Bias (A: Duty Number, B: Bias Number). Driving voltage Vod is definded as the voltage Vo-P when the contrast ratio (CR=LoN / LOFF) is at its maximum.






<u>4.I/O Terminal</u>

4.1. Pin Assignment

<u>CN1,CN2</u>

No.	Symbol	Function
1	NC	Non-connection
2	FR	Input/Output for LCD AC Drive
3	CL	Input for Display Clock
4	DOF	LCD Display Blanking Control Terminal
5	CS1	Chip Select Signal L : Active
6	CS2	Chip Select Signal H : Active
7	RES	Reset Signal L : Reset
8	A0	H : D0~D7 are Display Data L : D0~D7 are Instructions
9	WR	80 family CPU : Write Signal L : Active
10	RD	80 family CPU : Read Signal L : Active
11	D0	Display Data
12	D1	Display Data
13	D2	Display Data
14	D3	Display Data
15	D4	Display Data
16	D5	Display Data
17	D6(SCL)	Display Data
18	D7(SI)	Display Data
19	Vdd	Power Supply for Logic
20	Vss	Power Supply(0V, GND)
21	Vout	DC/DC Voltage Converter Output
22	C3-	DC/DC Voltage Converter Negative Connection
23	C1+	DC/DC Voltage Converter Positive Connection
24	C1-	DC/DC Voltage Converter Negative Connection
25	C2-	DC/DC Voltage Converter Negative Connection
26	C2+	DC/DC Voltage Converter Positive Connection
27	V1	Power Supply for LCD Drive $V_1 = 1/9 \cdot V_5$
28	V2	Power Supply for LCD Drive $V_2 = 2/9 \cdot V_5$
29	V3	Power Supply for LCD Drive $V_3 = 7/9 \cdot V_5$
30	V4	Power Supply for LCD Drive $V_4 = 8/9 \cdot V_5$
31	V 5	Power Supply for LCD Drive V5, Vout
32	VR	Voltage Adjustment Pin
		Applies voltage between Vcc and V5 using a resistive divider.
33	C86	Interface Mode Select Signal H: 68 series L: 80 series
F-518510	GNFQJ-LG-ACN (A	AC) No. 2005-0258 OPTREX CORPORATION Page 15/23

	1	
34	P/S	Parallel/Serial Data Select Signal H : Parallel L : Serial
35	NC	Non-connection
36	NC	Non-connection
<u>CN3</u>		
No.	Symbol	Function
1	ANODE	LED Anode Terminal
2	CATHODE	LED Cathode Terminal



<u>5.Test</u>

No change on display and in operation under the following test condition.

Conditions: Unless otherwise specified, tests will be conducted under the following condition. Temperature: 20±5°C Humidity : 65±5%RH tests will be not conducted under functioning state.

No.	Parameter	Conditions	Notes
1	High Temperature Operating	70°C±2°C, 96hrs (operation state)	
2	Low Temperature Operating	-20°C±2°C, 96hrs (operation state)	1
3	High Temperature Storage	80°C±2°C, 96hrs	2
4	Low Temperature Storage	-30°C±2°C, 96hrs	1,2
5	Damp Proof Test	40°C±2°C,90~95%RH, 96hrs	1,2
6	Vibration Test	Total fixed amplitude : 1.5mm Vibration Frequency : 10~55Hz	3
		One cycle 60 seconds to 3 directions of X, Y, Z for each 15 minutes	
7	Shock Test	To be measured after dropping from 60cm high on the concrete surface in packing state.	

Note 1 :No dew condensation to be observed.

Note 2 :The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after removed from the test chamber.

Note 3 :Vibration test will be conducted to the product itself without putting it in a container.


6.Appearance Standards

6.1. Inspection conditions


The LCD shall be inspected under 40W white fluorescent light.

The distance between the eyes and the sample shall be more than 30cm.

All directions for inspecting the sample should be within 45° against perpendicular line.



6.2. Definition of applicable Zones




X : Maximum Seal Line

- A Zone : Active display area
- B Zone : Out of active display area ~ Maximum seal line
- C Zone : Rest parts

A Zone + B Zone = Validity viewing area

No.ParameterCriteria1The Shape of Dot(1) Pin Hole I <th>Shape of Dot (1) Pin Hole Dimension Acceptable Number $D \le 0.10$ * $0.10 < D \le 0.20$ 1 pc / dot or less $0.10 < D \le 0.20$ 5 pcs / cell or less (2) Breakage or Chips / Deformation 1.Dot Type Dimension Acceptable Number $A \le 0.10$ * (Should not be connected to next dot) 1 pc / dot(only segment)or less 0 10 < A < 0.15 5 pcs / cell or less</th>	Shape of Dot (1) Pin Hole Dimension Acceptable Number $D \le 0.10$ * $0.10 < D \le 0.20$ 1 pc / dot or less $0.10 < D \le 0.20$ 5 pcs / cell or less (2) Breakage or Chips / Deformation 1.Dot Type Dimension Acceptable Number $A \le 0.10$ * (Should not be connected to next dot) 1 pc / dot(only segment)or less 0 10 < A < 0.15 5 pcs / cell or less
$\begin{array}{ c c c c c c } \hline \hline Dimension & Acceptable Number \\ \hline D \leq 0.10 & \cdot \\ \hline D \leq 0.20 & 1 \ pc \ / \ dot \ or \ less \\ \hline 5 \ pcs \ / \ cell \ or \ less \\ \hline 5 \ pcs \ / \ cell \ or \ less \\ \hline \end{array}$ (2) Breakage or Chips / Deformation $\begin{array}{ c c c c } 1.Dot \ Type \\ \hline \hline Dimension & Acceptable Number \\ \hline A \leq 0.10 & \cdot \\ \hline A \leq 0.10 & \cdot \\ \hline A \leq 0.10 & \cdot \\ \hline A \leq 0.10 & - \\ \hline A \leq 0.10 & - \\ \hline B \leq 0.15 & - \\ \hline \end{array}$ 2.Defective type extends over multiple numbers of d \\ \hline \hline Dimension & Acceptable Number \\ \hline D \leq 0.10 & - \\ \hline D \equiv 0.10	DimensionAcceptable Number $D \le 0.10$ * $D \le 0.10$ 1 pc / dot or less $0.10 < D \le 0.20$ 1 pc / dot or less(2) Breakage or Chips / Deformation1.Dot TypeDimensionA $A \le 0.10$ A $A \le 0.10$ A(Should not be connected to next dot) $A \le 0.10$ 1 pc / dot(only segment)or less $0.10 < A \le 0.15$ 5 pcs / cell or less
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$D \le 0.10$ $I \text{ pc / dot or less}$ $0.10 < D \le 0.20$ $I \text{ pc / dot or less}$ $5 \text{ pcs / cell or less}$ (2) Breakage or Chips / Deformation $I.\text{Dot Type}$ $\boxed{\text{Dimension} \text{Acceptable Number}}$ $A \le 0.10$ $K = (Should not be connected to next dot)$ $I \text{ pc / dot(only segment)or less}$ $I \text{ pc / dot(only segment)or less}$ $I \text{ pc / dot(only segment)or less}$
$0.10 < D \le 0.20$ $1 \text{ pc / dot or less} \\ 5 \text{ pcs / cell or less} \\ 1.\text{ Dot Type} \\ \hline \\ $	$0.10 < D \le 0.20$ $1 \text{ pc / dot or less} \\ 5 \text{ pcs / cell or less}$ (2) Breakage or Chips / Deformation $1.\text{Dot Type}$ $\boxed{\text{Dimension} \text{Acceptable Number}} \\ \hline{\text{A} \le 0.10} * \\ (\text{Should not be connected to next dot})} \\ \hline{\text{(Should not be connected to next dot)}} \\ 1 \text{ pc / dot(only segment)or less} \\ 5 \text{ pcs / cell or less} \\ \hline{\text{(Should not be segment)}} \\ \text{(Shou$
(2) Breakage or Chips / Deformation $(2) Breakage or Chips / Deformation$ $(2) Breakage or Chips / Deformation$ $(3) Breakage or Chips / Deformation$ $(4) Breakage or Chips / Deformation$ $(5) Breakage or Chips / Deformation$ $(6) Breakage or Chips / D$	$(2) \text{ Breakage or Chips / Deformation}$ $(2) \text{ Breakage or Chips / Deformation}$ $1.\text{Dot Type}$ $\boxed{\text{Dimension} \text{Acceptable Number}}$ $\boxed{\text{A} \leq 0.10} *$ $(\text{Should not be connected to next dot})$ $1 \text{ pc / dot(only segment)or less}$ $5 \text{ pcs / cell or less}$
(2) Breakage or Chips / Deformation 1.Dot Type $A \leq 0.10$ $A \leq 0.10$ $A \leq 0.10$ $A \leq 0.15$ $B \leq 0.15$ $B \leq 0.15$ $A \leq 0.10$ $A \leq 0.15$ $B \leq 0.15$ $A \leq 0.10$ $A \leq 0.15$ $B \leq 0.15$ $A \leq 0.10$ $A \leq 0.15$ $A \leq 0.10$ $A \leq 0.10$ A = 0.10 A =	$(2) \text{ Breakage or Chips / Deformation}$ $1.\text{Dot Type}$ $\boxed{\text{Dimension} \text{Acceptable Number}}$ $\boxed{\text{A} \leq 0.10} *$ $(\text{Should not be connected to next dot)}$ $1 \text{ pc / dot(only segment)or less}$ $5 \text{ pcs / cell or less}$
1.Dot Type Dimension Acceptable Number A ≤ 0.10 * A ≤ 0.10 * A ≤ 0.10 * I pc / dot(only segment)or less 1 pc / dot(only segment)or less 0.10 <a <math="">\leq 0.15 5 pcs / cell or less (Should not be connected to next) B ≤ 0.15 E 0.15 X 2.Defective type extends over multiple numbers of dot I pc / dot(only segment)or less 5 pcs / cell or less I pc / dot(only segment)or less 5 pcs / cell or less I pc / dot(only segment)or less 5 pcs / cell or less I pc / dot(only segment)or less 5 pcs / cell or less I ndvidual dot must secure 1/2 are 1 pc / dot(only secure 1/2 are	1.Dot Type A $A \le 0.10$ $A \le 0.10$
DimensionAcceptable Number $A \leq 0.10$ * $A \leq 0.10$ * $A \leq 0.10$ 1 pc / dot(only segment)or less $0.10 < A \leq 0.15$ 5 pcs / cell or less $(Should not be connected to nextB \leq 0.15*2.Defective type extends over multiple numbers of dI pc / dot(only segment)or lessD \equiv 0.10*I pc / dot(only segment)or lessI pc / dot(only segme$	A = A = A = A = A = A = A = A = A = A =
A ≤ 0.10 (Should not be connected to next) 1 pc / dot(only segment)or less 0.10 <a<math>\leq 0.15 5 pcs / cell or less (Should not be connected to next) B ≤ 0.15 * 2.Defective type extends over multiple numbers of d Dimension Acceptable Number D ≤ 0.10 * 1 pc / dot(only segment)or less 5 pcs / cell or less (Should not be connected to next) B ≤ 0.15 * 1 pc / dot(only segment)or less 5 pcs / cell or less (Individual dot must secure 1/2 are</a<math>	$A = A \leq 0.10$ $A \leq 0.10$
$A \le 0.10$ $A \le 0.15$ $A \le 0.10 + C$ $B \le 0.15$ $A \le 0.10 + C$ $B \le 0.15$ $A \le 0.10 + C$ $B \le 0.15$ $A \le 0.10 + C$ $A \le 0.10 +$	$A \le 0.10$ (Should not be connected to next dot) $A \le 0.10 < A \le 0.15$ $A \le 0.10 < A \le 0.15$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} & 1 \text{ pc / dot(only segment)or less} \\ \hline & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\$
$0.10 < A \le 0.15$ $5 \text{ pcs / cell or less}$ $(Should not be connected to next)$ $B \le 0.15$ $*$ $2.\text{Defective type extends over multiple numbers of d}$ $\boxed{\text{Dimension} \qquad Acceptable Number}$ $\boxed{D \le 0.10}$ $*$ $1 \text{ pc / dot(only segment)or less}$ $5 \text{ pcs / cell or less}$ $(Individual dot must secure 1/2 area)$	\rightarrow_{B} 0.10 <a≤0.15 5="" cell="" less<="" or="" pcs="" td=""></a≤0.15>
$B \leq 0.15$ $E \leq 0.10$	В
$B \le 0.15$ $B \le 0.15$ $*$ 2.Defective type extends over multiple numbers of d $\boxed{\text{Dimension}} Acceptable \text{Number}$ $\boxed{D \le 0.10} *$ $\boxed{D \le 0.10} *$ $1 \text{ pc / dot(only segment)or less}$ $5 \text{ pcs / cell or less}$ $[Individual dot must secure 1/2 are]$	
2.Defective type extends over multiple numbers of d Dimension Acceptable Number $D \le 0.10$ * 1 pc / dot(only segment)or less 5 pcs / cell or less (Individual dot must secure 1/2 area	
Dimension Acceptable Number D≤0.10 * D≤0.10 * 1 pc / dot(only segment)or less 5 pcs / cell or less (Individual dot must secure 1/2 are)	B ≤ 0.15 *
$D \leq 0.10$ $*$ $D \leq 0.10$ $*$ $1 \text{ pc / dot(only segment)or less}$ $5 \text{ pcs / cell or less}$ $(Individual dot must secure 1/2 are)$	2.Defective type extends over multiple numbers of dots
1 pc / dot(only segment)or less 5 pcs / cell or less (Individual dot must secure 1/2 are)	
0.10 <d≤0.20 (individual="" 1="" 2="" are<="" dot="" must="" secure="" td=""><td></td></d≤0.20>	
or more)	0.10 <d≤0.20 0.10ividual dot must secure 1/2 area</d≤0.20
/	or more)

No.	Parameter		C	Criteria		
2	Black and	(1) Round Sha	pe			
	White Spots,		Zone	Acce	eptable Numb	er
	Foreign Substances	Dimension		А	В	С
			D ≤ 0.10	*	*	*
		0.10<	D ≤ 0.20	6	6	*
		0.20<	$D \leq 0.30$	4	4	*
			t must secure 1/2	area or more	÷.	
		(2) Line Shape				
			Zone		eptable Numb	
		`	Width	A	В	С
		*	W≤0.03	*	*	*
		L ≤2.0	0.03 <w≦0.05< td=""><td>5</td><td>5</td><td>*</td></w≦0.05<>	5	5	*
		L ≤1.0	≤0.10	4	4	*
		*	0.10 <w< td=""><td>In the sam</td><td>ie way (1)</td><td>*</td></w<>	In the sam	ie way (1)	*
			n 9pcs as total. mplex Foreign Su	Ibstance Def	ects")	
3	Color Variation	(Refer to "Co	-	Ibstance Def	ects")	
3	Color Variation Air Bubbles	(Refer to "Co	mplex Foreign Su	Ibstance Def	ects")	
		(Refer to "Co	mplex Foreign Su		ects") eptable Numb	er
	Air Bubbles	(Refer to "Co	omplex Foreign Su spicuous defects.			er C
	Air Bubbles (between glass	(Refer to "Co Not to be cons	omplex Foreign Su spicuous defects.	Ассе	eptable Numb	
	Air Bubbles (between glass	(Refer to "Co Not to be cons	spicuous defects.	Acce	eptable Numb B	С
	Air Bubbles (between glass	(Refer to "Co Not to be cons Dimension 0.30<	pomplex Foreign Supplex Foreign Supplex Expression Spicuous defects. Zone $D \le 0.30$	Acce A *	eptable Numb B *	C *
	Air Bubbles (between glass	(Refer to "Co Not to be cons Dimension 0.30< 0.40< No more that	pomplex Foreign Supplex Foreign Supplex Foreign Supplex Spicuous defects. Zone $D \le 0.30$ $D \le 0.40$	Acce A * 3 2	eptable Numb B * * 3	C * *
	Air Bubbles (between glass	(Refer to "Co Not to be cons Dimension 0.30< 0.40< No more that (Refer to "Co	perpieve Foreign Subsection Spicuous defects. Zone $D \le 0.30$ $D \le 0.40$ $D \le 0.60$ in 3pcs as total.	Acce A * 3 2	eptable Numb B * * 3	C * *
4	Air Bubbles (between glass & polarizer)	(Refer to "Co Not to be cons Dimension 0.30< 0.40< No more that (Refer to "Co	pmplex Foreign Su spicuous defects. $D \le 0.30$ $D \le 0.40$ $D \le 0.60$ in 3pcs as total. Sumplex Foreign Su	Acce A * 3 2 Ibstance Def	eptable Numb B * 3 ects")	C * *
4	Air Bubbles (between glass & polarizer) Polarizer Scratches	(Refer to "Co Not to be cons Dimension 0.30< 0.40< No more that (Refer to "Co Not to be cons If the stains are not defective.	perplex Foreign Subspicuous defects. Zone $D \le 0.30$ $D \le 0.40$ $D \le 0.60$ In 3pcs as total. perplex Foreign Subspicuous defects.	Acce A * 3 2 Ibstance Def	eptable Numb B * 3 ects")	C * *
4 5 6	Air Bubbles (between glass & polarizer) Polarizer Scratches Polarizer Dirts	(Refer to "Co Not to be cons Dimension 0.30< 0.40< No more that (Refer to "Co Not to be cons If the stains are not defective. Black spots, lin	perplex Foreign Su spicuous defects. Zone $D \le 0.30$ $D \le 0.40$ $D \le 0.60$ In 3pcs as total. perplex Foreign Su spicuous defects. e removed easily for	Acce A * 3 2 Ibstance Def from LCDP s	eptable Numb B * 3 ects") surface, the m	C * *
4 5 6	Air Bubbles (between glass & polarizer) Polarizer Scratches Polarizer Dirts Complex Foreign	(Refer to "Co Not to be cons Dimension 0.30< 0.40< No more that (Refer to "Co Not to be cons If the stains are not defective. Black spots, lin	perplex Foreign Su spicuous defects. Zone $D \le 0.30$ $D \le 0.40$ $D \le 0.60$ In 3pcs as total. perplex Foreign Su spicuous defects. e removed easily foreign the shaped foreign ter should be 9pcs	Acce A * 3 2 Ibstance Def from LCDP s	eptable Numb B * 3 ects") surface, the m	C * *



10.Precautions Relating Product Handling

The Following precautions will guide you in handling our product correctly.

- 1) Liquid crystal display devices
- 1. The liquid crystal display device panel used in the liquid crystal display module is made of plate glass. Avoid any strong mechanical shock. Should the glass break handle it with care.
- 2. The polarizer adhering to the surface of the LCD is made of a soft material. Guard against scratching it.
- 2) Care of the liquid crystal display module against static electricity discharge.
 - 1. When working with the module, be sure to ground your body and any electrical equipment you may be using. We strongly recommend the use of anti static mats (made of rubber), to protect work tables against the hazards of electrical shock.
 - 2. Avoid the use of work clothing made of synthetic fibers. We recommend cotton clothing or other conductivity-treated fibers.
 - 3. Slowly and carefully remove the protective film from the LCD module, since this operation can generate static electricity.
- 3) When the LCD module alone must be stored for long periods of time:
 - 1. Protect the modules from high temperature and humidity.
- 2. Keep the modules out of direct sunlight or direct exposure to ultraviolet rays.
- 3. Protect the modules from excessive external forces.
- 4) Use the module with a power supply that is equipped with an overcurrent protector circuit, since the module is not provided with this protective feature.
- 5) Do not ingest the LCD fluid itself should it leak out of a damaged LCD module. Should hands or clothing come in contact with LCD fluid, wash immediately with soap.
- 6) Conductivity is not guaranteed for models that use metal holders where solder connections between the metal holder and the PCB are not used. Please contact us to discuss appropriate ways to assure conductivity.
- 7) For models which use CFL:
- 1. High voltage of 1000V or greater is applied to the CFL cable connector area. Care should be taken not to touch connection areas to avoid burns.
- 2. Protect CFL cables from rubbing against the unit and thus causing the wire jacket to become worn.
- 3. The use of CFLs for extended periods of time at low temperatures will significantly shorten their service life.
- 8) For models which use touch panels:
- 1. Do not stack up modules since they can be damaged by components on neighboring modules.
- 2. Do not place heavy objects on top of the product. This could cause glass breakage.
- 9) For models which use COG,TAB,or COF:
- 1. The mechanical strength of the product is low since the IC chip faces out unprotected from the rear. Be sure to protect the rear of the IC chip from external forces.
- 2. Given the fact that the rear of the IC chip is left exposed, in order to protect the unit from electrical damage, avoid installation configurations in which the rear of the IC chip runs the risk of making any electrical contact.

10) Models which use flexible cable, heat seal, or TAB:

- 1. In order to maintain reliability, do not touch or hold by the connector area.
- 2. Avoid any bending, pulling, or other excessive force, which can result in broken connections.
- 11)In case of buffer material such as cushion / gasket is assembled into LCD module, it may have an adverse effect on connecting parts (LCD panel-TCP / HEAT SEAL / FPC / etc., PCB-TCP / HEAT SEAL / FPC etc., TCP-HEAT SEAL, TCP-FPC, HEAT SEAL-FPC, etc.,) depending on its materials.

Please check and evaluate these materials carefully before use.

12) In case of acrylic plate is attached to front side of LCD panel, cloudiness (very small cracks) can occur on acrylic plate, being influenced by some components generated from polarizer film..

Please check and evaluate those acrylic materials carefully before use.

11.Warranty

This product has been manufactured to your company's specifications as a part for use in your company's general electronic products. It is guaranteed to perform according to delivery specifications. For any other use apart from general electronic equipment, we cannot take responsibility if the product is used in medical devices, nuclear power control equipment, aerospace equipment, fire and security systems, or any other applications in which there is a direct risk to human life and where extremely high levels of reliability are required. If the product is to be used in any of the above applications, we will need to enter into a separate product liability agreement.

- 1. We cannot accept responsibility for any defect, which may arise from additional manufacturing of the product (including disassembly and reassembly), after product delivery.
- 2. We cannot accept responsibility for any defect, which may arise after the application of strong external force to the product.
- 3. We cannot accept responsibility for any defect, which may arise due to the application of static electricity after the product has passed your company's acceptance inspection procedures.
- 4. When the product is in CFL models, CFL service life and brightness will vary According to the performance of the inverter used, leaks, etc. We cannot accept responsibility for product performance, reliability, or defect, which may arise.
- 5. We cannot accept responsibility for intellectual property of a third party, which may arise through the application of our product to your assembly with exception to those issues relating directly to the structure or method of manufacturing of our product.
- 6. Optrex will not be held responsible for any quality guarantee issue for defect products judged as Optrex-origin longer than 2 (two) years from Optrex production or 1(one) year from Optrex, Optrex America, Optrex Europe delivery which ever comes later.