



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





**Freescale Semiconductor**  
Data Sheet: Advance Information

# F104S8A Data Sheet

**Quad-Port 10/100/1000BASE-T PHY  
with QSGMII MAC**

**Supports**  
F104S8A  
F104X8A

F104S8A  
Rev. 1  
02/2015



**How to Reach Us:**

**Home Page:**  
[freescale.com](http://freescale.com)

**Web Support:**  
[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions)

Reprinted with permission from Vitesse Semiconductor. Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2013-2015 Freescale Semiconductor, Inc.



# Contents

<b>Revision History .....</b>	<b>10</b>
<b>1 Product Overview.....</b>	<b>11</b>
1.1 Key Features .....	11
1.1.1 Superior PHY and Interface Technology.....	11
1.1.2 Best-in-Class Power Consumption .....	12
1.1.3 Key Specifications.....	12
1.2 Block Diagram .....	13
<b>2 Functional Descriptions.....</b>	<b>14</b>
2.1 SerDes MAC Interface.....	14
2.1.1 QSGMII MAC.....	14
2.2 PHY Addressing and Port Mapping.....	14
2.3 Cat5 Twisted Pair Media Interface.....	15
2.3.1 Voltage Mode Line Driver .....	15
2.3.2 Cat5 Autonegotiation and Parallel Detection .....	16
2.3.3 1000BASE-T Forced Mode Support .....	16
2.3.4 Automatic Crossover and Polarity Detection.....	16
2.3.5 Manual MDI/MDIX Setting.....	17
2.3.6 Link Speed Downshift.....	17
2.3.7 Energy Efficient Ethernet .....	17
2.4 Reference Clock .....	18
2.4.1 Configuring the Reference Clock .....	18
2.5 Ethernet Inline-Powered Devices .....	18
2.6 IEEE 802.3af Power Over Ethernet Support.....	20
2.7 ActiPHY Power Management.....	20
2.7.1 Low-Power State .....	21
2.7.2 Link Partner Wake-Up State .....	21
2.7.3 Normal Operating State .....	22
2.8 Serial Management Interface .....	22
2.8.1 SMI Frames .....	22
2.8.2 SMI Interrupt.....	23
2.9 LED Interface .....	24
2.9.1 LED Modes.....	25
2.9.2 Basic Serial LED Mode .....	26
2.9.3 Extended LED Modes.....	26
2.9.4 LED Port Swapping .....	27
2.9.5 LED Behavior .....	27
2.10 GPIO Pins.....	28
2.11 Testing Features.....	28
2.11.1 Ethernet Packet Generator .....	29
2.11.2 CRC Counters.....	29
2.11.3 Far-End Loopback .....	30
2.11.4 Near-End Loopback.....	30
2.11.5 Connector Loopback.....	30
2.11.6 SerDes Loopbacks .....	31
2.11.7 VeriPHY Cable Diagnostics.....	33
2.11.8 JTAG Boundary Scan .....	35
2.11.9 JTAG Instruction Codes.....	36
2.11.10 Boundary Scan Register Cell Order.....	37
2.12 Configuration.....	37

2.12.1	Initialization.....	38
<b>3</b>	<b>Registers.....</b>	<b>39</b>
3.1	Register and Bit Conventions .....	40
3.2	IEEE 802.3 and Main Registers.....	41
3.2.1	Mode Control .....	42
3.2.2	Mode Status.....	43
3.2.3	Device Identification .....	43
3.2.4	Autonegotiation Advertisement.....	44
3.2.5	Link Partner Autonegotiation Capability.....	44
3.2.6	Autonegotiation Expansion.....	45
3.2.7	Transmit Autonegotiation Next Page .....	45
3.2.8	Autonegotiation Link Partner Next Page Receive.....	46
3.2.9	1000BASE-T Control .....	46
3.2.10	1000BASE-T Status.....	47
3.2.11	MMD Access Control Register.....	47
3.2.12	MMD Address or Data Register .....	47
3.2.13	1000BASE-T Status Extension 1 .....	48
3.2.14	100BASE-TX Status Extension .....	48
3.2.15	1000BASE-T Status Extension 2 .....	48
3.2.16	Bypass Control .....	49
3.2.17	Error Counter 1 .....	50
3.2.18	Error Counter 2 .....	50
3.2.19	Error Counter 3 .....	51
3.2.20	Extended Control and Status .....	51
3.2.21	Extended PHY Control Set 1 .....	52
3.2.22	Extended PHY Control Set 2 .....	53
3.2.23	Interrupt Mask .....	53
3.2.24	Interrupt Status .....	54
3.2.25	Device Auxiliary Control and Status.....	55
3.2.26	LED Mode Select.....	56
3.2.27	LED Behavior .....	56
3.2.28	Extended Page Access .....	57
3.3	Extended Page 1 Registers .....	58
3.3.1	Cu Media CRC Good Counter .....	58
3.3.2	Extended Mode Control.....	59
3.3.3	ActiPHY Control .....	59
3.3.4	PoE and Miscellaneous Functionality .....	60
3.3.5	VeriPHY Control 1 .....	61
3.3.6	VeriPHY Control 2 .....	61
3.3.7	VeriPHY Control 3 .....	61
3.3.8	Ethernet Packet Generator Control 1 .....	62
3.3.9	Ethernet Packet Generator Control 2 .....	63
3.4	Extended Page 2 Registers .....	63
3.4.1	Cu PMD Transmit Control .....	64
3.4.2	EEE Control.....	66
3.5	Extended Page 3 Registers .....	66
3.5.1	MAC SerDes PCS Control .....	67
3.5.2	MAC SerDes PCS Status .....	68
3.5.3	MAC SerDes Clause 37 Advertised Ability .....	68
3.5.4	MAC SerDes Clause 37 Link Partner Ability .....	69
3.5.5	MAC SerDes Status.....	69
3.6	General Purpose Registers .....	69
3.6.1	Reserved General Purpose Address Space .....	70
3.6.2	GPIO Control.....	70

3.6.3	GPIO Control 2 .....	71
3.6.4	GPIO Input .....	72
3.6.5	GPIO Output .....	73
3.6.6	GPIO Pin Configuration .....	73
3.6.7	Micro Command .....	74
3.6.8	MAC Configuration .....	74
3.6.9	Enhanced LED Control .....	75
3.6.10	Global Interrupt Status.....	75
3.7	Clause 45 Registers to Support Energy Efficient Ethernet and 802.3bf .....	76
3.7.1	PCS Status 1 .....	77
3.7.2	EEE Capability .....	77
3.7.3	EEE Wake Error Counter .....	77
3.7.4	EEE Advertisement .....	78
3.7.5	EEE Link Partner Advertisement .....	78
<b>4</b>	<b>Electrical Specifications .....</b>	<b>80</b>
4.1	DC Characteristics .....	80
4.1.1	VDD25 and VDDMDIO (2.5 V) .....	80
4.1.2	VDDMDIO (1.2 V) .....	80
4.1.3	LED and GPIO .....	81
4.1.4	Internal Pull-Up or Pull-Down Resistors.....	81
4.1.5	Reference Clock.....	82
4.1.6	Enhanced SerDes Interface (QSGMII) .....	82
4.1.7	Current Consumption .....	83
4.2	AC Characteristics .....	83
4.2.1	Reference Clock.....	83
4.2.2	Enhanced SerDes Interface .....	84
4.2.3	Basic Serial LEDs .....	86
4.2.4	JTAG Interface .....	87
4.2.5	Serial Management Interface.....	88
4.2.6	Reset Timing.....	89
4.3	Operating Conditions .....	89
4.4	Stress Ratings .....	90
<b>5</b>	<b>Pin Descriptions .....</b>	<b>91</b>
5.1	Pin Identifications.....	91
5.2	Pin Diagram .....	91
5.3	Pins by Function.....	92
5.3.1	Copper PHY Media .....	92
5.3.2	GPIO.....	93
5.3.3	JTAG .....	94
5.3.4	Miscellaneous.....	94
5.3.5	No Connect.....	95
5.3.6	PHY Configuration.....	95
5.3.7	Power Supply and Ground.....	95
5.3.8	QSGMII MAC Interface .....	96
5.3.9	Serial Management Interface.....	96
5.4	Pins by Number .....	97
5.5	Pins by Name .....	99
<b>6</b>	<b>Package Information.....</b>	<b>101</b>
6.1	Package Drawing.....	101
6.2	Thermal Specifications .....	103
6.3	Moisture Sensitivity .....	103



<b>7</b>	<b>Design Considerations .....</b>	<b>104</b>
<b>8</b>	<b>Ordering Information .....</b>	<b>105</b>

## Figures

Figure 1.	Copper Transceiver Application Diagram .....	11
Figure 2.	Block Diagram .....	13
Figure 3.	QSGMII MAC Interface.....	14
Figure 4.	Cat5 Media Interface .....	15
Figure 5.	Low-Power Idle Operation .....	17
Figure 6.	Inline-Powered Ethernet Switch Diagram .....	19
Figure 7.	ActiPHY State Diagram .....	21
Figure 8.	SMI Read Frame .....	22
Figure 9.	SMI Write Frame .....	23
Figure 10.	MDINT Configured as an Open-Drain (Active-Low) Pin.....	24
Figure 11.	Far-End Loopback Diagram.....	30
Figure 12.	Near-End Loopback Diagram .....	30
Figure 13.	Connector Loopback Diagram .....	31
Figure 14.	Data Loops of the SerDes Macro .....	31
Figure 15.	Test Access Port and Boundary Scan Architecture .....	35
Figure 16.	Register Space Diagram .....	40
Figure 17.	QSGMII Transient Parameters .....	85
Figure 18.	Basic Serial LED Timing .....	86
Figure 19.	JTAG Interface Timing Diagram .....	87
Figure 20.	Test Circuit for TDO Disable Time .....	88
Figure 21.	Serial Management Interface Timing.....	89
Figure 22.	Pin Diagram .....	92
Figure 23.	Package Drawing .....	102



## Tables

Table 1.	Supported MDI Pair Combinations .....	16
Table 2.	REFCLK Frequency Selection.....	18
Table 3.	LED Drive State .....	24
Table 4.	LED Mode and Function Summary .....	25
Table 5.	LED Serial Bitstream Order.....	26
Table 6.	Extended LED Mode and Function Summary .....	27
Table 7.	Register Bits for GPIO Control and Status.....	28
Table 8.	JTAG Instruction Codes .....	36
Table 9.	USERCODE JTAG Device Identification Register Descriptions .....	36
Table 10.	JTAG Instruction Code IEEE Compliance .....	37
Table 11.	IEEE 802.3 Registers .....	41
Table 12.	Main Registers .....	41
Table 13.	Mode Control, Address 0 (0x00).....	42
Table 14.	Mode Status, Address 1 (0x01) .....	43
Table 15.	Identifier 1, Address 2 (0x02).....	43
Table 17.	Device Autonegotiation Advertisement, Address 4 (0x04) .....	44
Table 18.	Autonegotiation Link Partner Ability, Address 5 (0x05) .....	44
Table 16.	Identifier 2, Address 3 (0x03).....	44
Table 19.	Autonegotiation Expansion, Address 6 (0x06) .....	45
Table 20.	Autonegotiation Next Page Transmit, Address 7 (0x07) .....	45
Table 21.	Autonegotiation LP Next Page Receive, Address 8 (0x08).....	46
Table 22.	1000BASE-T Control, Address 9 (0x09).....	46
Table 23.	1000BASE-T Status, Address 10 (0x0A) .....	47
Table 24.	MMD EEE Access, Address 13 (0x0D).....	47
Table 25.	MMD Address or Data Register, Address 14 (0x0E) .....	47
Table 26.	1000BASE-T Status Extension 1, Address 15 (0x0F) .....	48
Table 27.	100BASE-TX Status Extension, Address 16 (0x10).....	48
Table 28.	1000BASE-T Status Extension 2, Address 17 (0x11) .....	49
Table 29.	Bypass Control, Address 18 (0x12).....	49
Table 30.	Extended Control and Status, Address 19 (0x13) .....	50
Table 31.	Extended Control and Status, Address 20 (0x14) .....	50
Table 32.	Extended Control and Status, Address 21 (0x15) .....	51
Table 33.	Extended Control and Status, Address 22 (0x16) .....	51
Table 34.	Extended PHY Control 1, Address 23 (0x17) .....	52
Table 35.	Extended PHY Control 2, Address 24 (0x18) .....	53
Table 36.	Interrupt Mask, Address 25 (0x19).....	53
Table 37.	Interrupt Status, Address 26 (0x1A).....	54
Table 38.	Auxiliary Control and Status, Address 28 (0x1C) .....	55
Table 39.	LED Mode Select, Address 29 (0x1D).....	56
Table 40.	LED Behavior, Address 30 (0x1E) .....	56
Table 41.	Extended/GPIO Register Page Access, Address 31 (0x1F) .....	57
Table 42.	Extended Registers Page 1 Space .....	58
Table 43.	Cu Media CRC Good Counter, Address 18E1 (0x12).....	58
Table 44.	Extended Mode Control, Address 19E1 (0x13).....	59
Table 45.	Extended PHY Control 3, Address 20E1 (0x14).....	59
Table 46.	Extended PHY Control 4, Address 23E1 (0x17).....	60
Table 47.	VeriPHY Control Register 1, Address 24E1 (0x18) .....	61
Table 48.	VeriPHY Control Register 2, Address 25E1 (0x19) .....	61
Table 49.	VeriPHY Control Register 3, Address 26E1 (0x1A) .....	62
Table 50.	VeriPHY Control Register 3 Fault Codes .....	62
Table 51.	EPG Control Register 1, Address 29E1 (0x1D) .....	62
Table 52.	EPG Control Register 2, Address 30E1 (0x1E) .....	63
Table 53.	Extended Registers Page 2 Space .....	64



Table 54.	Cu PMD Transmit Control, Address 16E2 (0x10) .....	64
Table 55.	EEE Control, Address 17E2 (0x11).....	66
Table 56.	Extended Registers Page 3 Space .....	67
Table 57.	MAC SerDes PCS Control, Address 16E3 (0x10) .....	67
Table 58.	MAC SerDes PCS Status, Address 17E3 (0x11).....	68
Table 59.	MAC SerDes Clause 37 Advertised Ability, Address 18E3 (0x12) .....	68
Table 60.	MAC SerDes CI37 LP Ability, Address 19E3 (0x13) .....	69
Table 61.	MAC SerDes Status, Address 20E3 (0x14) .....	69
Table 62.	General Purpose Registers Page Space .....	69
Table 63.	GPIO Control, Address 13G (0x0D).....	70
Table 64.	GPIO Control 2, Address 14G (0x0E) .....	71
Table 65.	GPIO Input, Address 15G (0x0F).....	72
Table 66.	GPIO Output, Address 16G (0x10).....	73
Table 67.	GPIO Input/Output Configuration, Address 17G (0x11) .....	73
Table 68.	Micro Command Register, Address 18G .....	74
Table 69.	MAC Configuration Register, Address 19G (0x13).....	74
Table 70.	Enhanced LED Control, Address 25G (0x19) .....	75
Table 71.	Global Interrupt Status, Address 29G (0x1D).....	75
Table 72.	Clause 45 Registers Page Space .....	76
Table 73.	PCS Status 1, Address 3.1.....	77
Table 74.	EEE Capability, Address 3.20 .....	77
Table 75.	EEE Wake Error Counter, Address 3.22.....	78
Table 76.	EEE Advertisement, Address 7.60.....	78
Table 77.	EEE Advertisement, Address 7.61.....	78
Table 78.	802.3bf Registers.....	79
Table 79.	VDD25 and VDDMDIO .....	80
Table 80.	VDDMDIO .....	81
Table 81.	LED and GPIO .....	81
Table 82.	Internal Pull-Up or Pull-Down Resistors .....	81
Table 83.	Reference Clock .....	82
Table 84.	QSGMII Driver .....	82
Table 85.	QSGMII Receiver .....	82
Table 86.	Current Consumption .....	83
Table 87.	Reference Clock for QSGMII 125 MHz Differential Clock.....	83
Table 88.	QSGMII Transmitter .....	85
Table 89.	QSGMII Receiver .....	85
Table 90.	Basic Serial LEDs .....	86
Table 91.	JTAG Interface .....	87
Table 92.	Serial Management Interface.....	88
Table 93.	Reset Timing .....	89
Table 94.	Recommended Operating Conditions.....	89
Table 95.	Stress Ratings .....	90
Table 96.	Pin Type Symbol Definitions.....	91
Table 97.	Copper PHY Media Pins .....	92
Table 98.	GPIO Pins .....	93
Table 99.	JTAG Pins.....	94
Table 100.	Miscellaneous Pins .....	94
Table 101.	No Connect Pins.....	95
Table 102.	PHY Configuration Pins.....	95
Table 103.	Power Supply and Ground Pins.....	95
Table 104.	SerDes MAC Interface Pins .....	96
Table 105.	SMI Pins .....	96
Table 106.	Thermal Resistances.....	103
Table 107.	Ordering Information.....	105

## Revision History

This section describes the changes that were implemented in this document. The changes are listed by revision, starting with the most current publication.

### Revision 1

Revision 1 of this datasheet was published in February 2015. The following change is implemented in the datasheet:

- Updated the description of Table 79 to explain that the specifications are valid "only when  $V_{VDD1} = 1.0\text{ V}$ ,  $V_{VDD1A} = 1.0\text{ V}$ , and  $V_{VDD25A} = 2.5\text{ V}$ ."

### Revision 0

Revision 0 of this datasheet was published in January 2015. This was the first public release of this document.

# 1 Product Overview

The F104S8A device is a low-power Gigabit Ethernet transceiver with copper media interfaces. It has a low electromagnetic interference (EMI) line driver, and integrated line-side termination resistors that conserve both power and printed circuit board (PCB) space.


The F104S8A device includes Vitesse’s EcoEthernet™ 2.0 technology that supports Energy Efficient Ethernet and power saving features to reduce power based on link state and cable reach.

The F104S8A device uses Vitesse’s mixed signal and digital signal processing (DSP) architecture to ensure robust performance even under less-than-favorable environmental conditions. It supports both half-duplex and full-duplex 10BASE-T, 100BASE-TX, and 1000BASE-T communication speeds over Category 5 (Cat5) unshielded twisted pair (UTP) cable at distances greater than 100 m, displaying excellent tolerance to NEXT, FEXT, echo, and other types of ambient environmental and system electronic noise.

The F104S8A device also includes fast link failure indication for high-availability networks. Fast link failure indication identifies the onset of a link failure in less than 1 ms typical to go beyond the IEEE 802.3 standard requirement of 750 ms ±10 ms (link master).

The following illustration shows a high-level, general view of a typical F104S8A application.

**Figure 1. Copper Transceiver Application Diagram**



## 1.1 Key Features

This section lists the main features and benefits of the device.

### 1.1.1 Superior PHY and Interface Technology

- Four integrated 10/100/1000BASE-T Ethernet copper transceivers (IEEE 802.3ab-compliant) with VeriPHY™ cable diagnostics
- QSGMII SerDes MAC interface

- Patented line driver with low EMI voltage mode and integrated line side termination resistors
- HP Auto-MDIX support and forced MDI/MDIX option
- Jumbo frame support up to 16 kB with programmable synchronization FIFOs
- IEEE 802.3bf register support for standardized access to information on data delay between the MDI and xMII interface for a given PHY

### 1.1.2 Best-in-Class Power Consumption

- EcoEthernet™ 2.0 green energy efficiency with ActiPHY™, PerfectReach™, and IEEE 802.3az Energy Efficient Ethernet
- Fully optimized power consumption for all link speeds
- Integrated LED brightness control
- Clause 45 registers to support IEEE 802.3az Energy Efficient Ethernet and IEEE 802.3bf


### 1.1.3 Key Specifications

- 1.0 V and 2.5 V power supplies
- 3.3 V-tolerant 2.5 V inputs (single-ended and bi-directional TTL/CMOS I/Os)
- Compliant with IEEE 802.3 (10BASE-T, 100BASE-TX, and 1000BASE-T)
- QSGMII v1.3 and IEEE 1149.1 JTAG boundary scan
- Devices support operating temperatures of -40 °C ambient to 125 °C junction or 0 °C ambient to 125 °C junction
- Available in 12 mm x 12 mm, 138-pin, multi-row plastic QFN package

## 1.2 Block Diagram

The following illustration shows the primary functional blocks of the F104S8A device.

**Figure 2. Block Diagram**



## 2 Functional Descriptions

This section provides detailed information about the functionality of the F104S8A device, including available configurations, operational features, and testing functionality. It includes descriptions of the various device interfaces and their configuration. With the information in this section, the device setup parameters can be determined for configuring the device for use in a particular application.


### 2.1 SerDes MAC Interface

The SerDes MAC interface performs data serialization and deserialization functions using an integrated enhanced SerDes operating in QSGMII mode. The termination resistor is integrated into the enhanced SerDes block in the device but does not include integrated AC decoupling capacitors.

#### 2.1.1 QSGMII MAC

The device supports a QSGMII MAC to convey two ports of network data and port speed between 10BASE-T, 100BASE-TX, and 1000BASE-T data rates and operates in both half-duplex and full-duplex at all port speeds. The MAC interface protocol for each port within QSGMII can be either 1000BASE-X or SGMII, if the QSGMII MAC that the F104S8A device is connecting to supports this functionality. The device also supports SGMII MAC-side autonegotiation on each individual port, enabled through register 16E3, bit 7, of that port.

**Figure 3. QSGMII MAC Interface**



### 2.2 PHY Addressing and Port Mapping

The device includes three external PHY address pins, PHYADD[4:2], to allow control of multiple PHY devices on a system board sharing a common management bus. These

pins set the most significant bits of the PHY address port map. The lower two bits of the address for each port are derived from the physical address of the port (0 to 1) and the setting of the PHY address reversal bit in register 20E1, bit 9.

The device also includes one 5 GHz enhanced SerDes macro operating in QSGMII mode.


## 2.3 Cat5 Twisted Pair Media Interface

The F104S8A twisted pair interface is compliant with IEEE 802.3-2008 and the IEEE 802.3az standard for Energy Efficient Ethernet.

### 2.3.1 Voltage Mode Line Driver

The F104S8A device uses a patented voltage mode line driver that allows it to fully integrate the series termination resistors, which are required to connect the PHY's Cat5 interface to an external 1:1 transformer. Also, the interface does not require the user to place an external voltage on the center tap of the magnetic. The following illustration shows the connections.

**Figure 4. Cat5 Media Interface**





### 2.3.2 Cat5 Autonegotiation and Parallel Detection

The F104S8A device supports twisted pair autonegotiation, as defined by IEEE 802.3-2008 Clause 28 and IEEE 802.3az. The autonegotiation process evaluates the advertised capabilities of the local PHY and its link partner to determine the best possible operating mode. In particular, autonegotiation can determine speed, duplex configuration, and master or slave operating modes for 1000BASE-TX. Autonegotiation also enables a connected MAC to communicate with its link partner MAC through the F104S8A device using optional next pages to set attributes that may not otherwise be defined by the IEEE standard.

If the Category 5 (Cat5) link partner does not support autonegotiation, the F104S8A device automatically uses parallel detection to select the appropriate link speed.

Autonegotiation is disabled by clearing register 0, bit 12. When autonegotiation is disabled, the state of register bits 0.6, 0.13, and 0.8 determine the device operating speed and duplex mode.

**Note** While 10BASE-T and 100BASE-TX do not require autonegotiation, IEEE 802.3-2008 Clause 40 has defined 1000BASE-T to require autonegotiation.

### 2.3.3 1000BASE-T Forced Mode Support

The F104S8A device provides support for a 1000BASE-T forced test mode. In this mode, the PHY can be forced into 1000BASE-T mode and does not require manual setting of master/slave at the two ends of the link. This mode is for test purposes only, and should not be used in normal operation. To configure a PHY in this mode, set register 17E2, bit 5 = 1 and register 0, bits 6 and 13 = 10.

### 2.3.4 Automatic Crossover and Polarity Detection

For trouble-free configuration and management of Ethernet links, the F104S8A device includes a robust automatic crossover detection feature for all three speeds on the twisted pair interface (10BASE-T, 100BASE-T, and 1000BASE T). Known as HP Auto-MDIX, the function is fully compliant with Clause 40 of IEEE 802.3-2008.

Additionally, the device detects and corrects polarity errors on all MDI pairs — a useful capability that exceeds the requirements of the standard.

Both HP Auto-MDIX detection and polarity correction are enabled in the device by default. Default settings can be changed using device register bits 18.5:4. Status bits for each of these functions are located in register 28.

**Note** The F104S8A device can be configured to perform HP Auto-MDIX, even when autonegotiation is disabled and the link is forced into 10/100 speeds. To enable this feature, set register 18.7 to 0. To use the feature, also set register 0.12 to 0.

The HP Auto-MDIX algorithm successfully detects, corrects, and operates with any of the MDI wiring pair combinations listed in the following table.

**Table 1. Supported MDI Pair Combinations**

1, 2	3, 6	4, 5	7, 8	Mode
A	B	C	D	Normal MDI

**Table 1. Supported MDI Pair Combinations (continued)**

1, 2	3, 6	4, 5	7, 8	Mode
B	A	D	C	Normal MDI-X
A	B	D	C	Normal MDI with pair swap on C and D pair
B	A	C	D	Normal MDI-X with pair swap on C and D pair

### 2.3.5 Manual MDI/MDIX Setting

As an alternative to HP Auto-MDIX detection, the PHY can be forced to be MDI or MDI-X using register 19E1, bits 3:2. Setting these bits to 10 forces MDI and setting 11 forces MDI-X. Leaving the bits 00 enables the HP Auto-MDIX setting to be based on register 18, bits 7 and 5.

### 2.3.6 Link Speed Downshift


For operation in cabling environments that are incompatible with 1000BASE-T, the F104S8A device provides an automatic link speed downshift option. When enabled, the device automatically changes its 1000BASE-T autonegotiation advertisement to the next slower speed after a set number of failed attempts at 1000BASE-T. No reset is required to get out of this state when a subsequent link partner with 1000BASE-T support is connected. This feature is useful in setting up in networks using older cable installations that include only pairs A and B, and not pairs C and D.

To configure and monitor link speed downshifting, set register 20E1, bits 4:1. For more information, see [Table 45](#), page 59.

### 2.3.7 Energy Efficient Ethernet

The F104S8A device supports the IEEE 802.3az Energy Efficient Ethernet standard to provide a method for reducing power consumption on an Ethernet link during times of low utilization. It uses low-power idles (LPI) to achieve this objective.

**Figure 5. Low-Power Idle Operation**



Using LPI, the usage model for the link is to transmit data as fast as possible and then return to a low-power idle state. Energy is saved on the link by cycling between active and low-power idle states. During LPI, power is reduced by turning off unused circuits and using this method, energy use scales with bandwidth utilization. The F104S8A uses LPI to optimize power dissipation in 100BASE-TX and 1000BASE-T modes of operation.

In addition, the IEEE 802.3az standard defines a 10BASE-T<sub>e</sub> mode that reduces transmit signal amplitude from 5 V<sub>p-p</sub> to approximately 3.3 V<sub>p-p</sub>. This mode reduces power consumption in 10 Mbps link speed and fully interoperates with legacy 10BASE-T compliant PHYs over 100 m Cat5 cable or better.

To configure the F104S8A device in 10BASE-T<sub>e</sub> mode, set register 17E2.15 to 1 for each port. Additional energy efficient Ethernet features are controlled through Clause 45 registers. For more information, see "[Clause 45 Registers to Support Energy Efficient Ethernet and 802.3bf](#)," page 76.

## 2.4 Reference Clock

The device reference clock supports 125 MHz and 156.25 MHz compliant clock signals. The clock signal must be capacitively coupled and LVDS compliant.

### 2.4.1 Configuring the Reference Clock

The REFCLK\_SEL1 and REFCLK\_SEL0 pins configure the reference clock speed. The following table shows the functionality and associated reference clock frequency.

**Table 2. REFCLK Frequency Selection**


REFCLK_SEL1	REFCLK_SEL0	Frequency
0	0	125 MHz
1	0	156.25 MHz

## 2.5 Ethernet Inline-Powered Devices

The F104S8A device can detect legacy inline-powered devices in Ethernet network applications. Inline-powered detection capability is useful in systems that enable IP phones and other devices (such as wireless access points) to receive power directly from their Ethernet cable, similar to office digital phones receiving power from a private branch exchange (PBX) office switch over telephone cabling. This type of setup eliminates the need for an external power supply and enables the inline-powered device to remain active during a power outage, assuming that the Ethernet switch is connected to an uninterrupted power supply, battery, back-up power generator, or other uninterruptible power source.

For more information about legacy inline-powered device detection, visit the Cisco Web site at [www.cisco.com](http://www.cisco.com). The following illustration shows an example of an inline-powered Ethernet switch application.

**Figure 6. Inline-Powered Ethernet Switch Diagram**



The following procedure describes the process that an Ethernet switch must perform to process inline-power requests made by a link partner that is, in turn, capable of receiving inline-power:

1. Enable the inline-powered device detection mode on each F104S8A PHY using its serial management interface. Set register bit 23E1.10 to 1.
2. Ensure that the autonegotiation enable bit (register 0.12) is also set to 1. In the application, the device sends a special fast link pulse signal to the link partner. Reading register bit 23E1.9:8 returns 00 during the search for devices that require power over Ethernet (PoE).
3. The F104S8A PHY monitors its inputs for the fast link pulse signal looped back by the link partner. A link partner capable of receiving PoE loops back the fast link pulses when the link partner is powered down. This is reported when register bit 23E1.9:8 reads back 01. It can also be verified as an inline-power detection interrupt by reading register bit 26.9, which should be a 1, and which is subsequently cleared and the interrupt de-asserted after the read. When a link partner device does not loop back the fast link pulse after a specific time, register bit 23E1.9:8 automatically resets to 10.
4. If the F104S8A PHY reports that the link partner requires PoE, the Ethernet switch must enable inline-power on this port, independent of the PHY.

5. The PHY automatically disables inline-powered device detection when the register bits 23E1.9:8 automatically reset to 10, and then automatically changes to its normal autonegotiation process. A link is then autonegotiated and established when the link status bit is set (register bit 1.2 is set to 1).
6. In the event of a link failure (indicated when register bit 1.2 reads 0), it is recommended that the inline-power be disabled to the inline-powered device, independent of the PHY. The F104S8A PHY disables its normal autonegotiation process and re-enables its inline-powered device detection mode.

## 2.6 IEEE 802.3af Power Over Ethernet Support

The device is compatible with designs that are intended for use in systems that supply power to data terminal equipment (DTE) by means of the MDI or twisted pair cable, as described in IEEE 802.3af Clause 33.

## 2.7 ActiPHY Power Management

In addition to the IEEE-specified power-down control bit (device register bit 0.11), the device also includes an ActiPHY power management mode for each PHY. This mode enables support for power-sensitive applications. It utilizes a signal-detect function that monitors the media interface for the presence of a link to determine when to automatically power-down the PHY. The PHY wakes up at a programmable interval and attempts to wake up the link partner PHY by sending a burst of fast link pulse over copper media.

The ActiPHY power management mode in the device is enabled on a per-port basis during normal operation at any time by setting register bit 28.6 to 1.

The following operating states are possible when ActiPHY mode is enabled:

- Low-power state
- Link partner wake-up state
- Normal operating state (link-up state)

The F104S8A device switches between the low-power state and link partner wake-up state at a programmable rate (the default is two seconds) until signal energy has been detected on the media interface pins. When signal energy is detected, the PHY enters the normal operating state. If the PHY is in its normal operating state and the link fails, the PHY returns to the low-power state after the expiration of the link status time-out timer. After reset, the PHY enters the low-power state.


When autonegotiation is enabled in the PHY, the ActiPHY state machine operates as described.

When autonegotiation is disabled and the link is forced to use 10BASE-T or 100BASE-TX modes while the PHY is in its low-power state, the PHY continues to transition between the low-power and link partner wake-up states until signal energy is detected on the media pins. At that time, the PHY transitions to the normal operating state and stays in that state even when the link is dropped.

When autonegotiation is disabled while the PHY is in the normal operation state, the PHY stays in that state when the link is dropped and does not transition back to the low-power state.

The following illustration shows the relationship between ActiPHY states and timers.

**Figure 7. ActiPHY State Diagram**



### 2.7.1 Low-Power State

In the low-power state, all major digital blocks are powered down. However, the SMI interface (MDC, MDIO, and MDINT) functionality is provided.

In this state, the PHY monitors the media interface pins for signal energy. The PHY comes out of low-power state and transitions to the normal operating state when signal energy is detected on the media. This happens when the PHY is connected to one of the following:

- Autonegotiation-capable link partner
- Another PHY in enhanced ActiPHY link partner wake-up state

In the absence of signal energy on the media pins, the PHY periodically transitions from low-power state to link partner wake-up state, based on the programmable sleep timer (register bits 20E1.14:13). The actual sleep time duration is randomized from ~80 ms to 60 ms to avoid two linked PHYs in ActiPHY mode entering a lock-up state during operation.

### 2.7.2 Link Partner Wake-Up State

In the link partner wake-up state, the PHY attempts to wake up the link partner. Up to three complete fast link pulse bursts are sent on alternating pairs A and B of the Cat5 media for a duration based on the wake-up timer, which is set using register bits 20E1.12:11.

In this state, SMI interface (MDC, MDIO, and MDINT) functionality is provided.

After sending signal energy on the relevant media, the PHY returns to the low-power state.

### 2.7.3 Normal Operating State

In the normal operating state, the PHY establishes a link with a link partner. When the media is unplugged or the link partner is powered down, the PHY waits for the duration of the programmable link status time-out timer, which is set using register bit 28.7 and bit 28.2. It then enters the low-power state.

## 2.8 Serial Management Interface

The device includes an IEEE 802.3-compliant serial management interface (SMI) that is controlled by its MDC, MDIO, and MDINT pins. The SMI provides access to device control and status registers. The register set that controls the SMI consists of 32 16-bit registers, including all required IEEE-specified registers. Also, there are additional pages of registers accessible using device register 31.


Energy efficient Ethernet control registers are available through the SMI using Clause 45 registers and Clause 22 register access in registers 13 through 14. For information about available register settings, see [Table 24](#), page 47 and [Table 72](#), page 76.

The SMI is a synchronous serial interface with input data to the device on the MDIO pin that is clocked on the rising edge of the MDC pin. The output data is sent on the MDIO pin on the rising edge of the MDC signal. The interface can be clocked at a rate from 0 MHz to 12.5 MHz, depending on the total load on MDIO. An external 2-kΩ pull-up resistor is required on the MDIO pin.


### 2.8.1 SMI Frames

Data is transferred over the SMI using 32-bit frames with an optional, arbitrary-length preamble. Before the first frame can be sent, at least two clock pulses on MDC must be provided with the MDIO signal at logic one to initialize the SMI state machine. The following illustrations show the SMI frame format for read and write operations.

**Figure 8. SMI Read Frame**



**Figure 9. SMI Write Frame**



The following list defines the terms used in the SMI read and write timing diagrams.

- **Idle** During idle, the MDIO node goes to a high-impedance state. This allows an external pull-up resistor to pull the MDIO node up to a logical 1 state. Because the idle mode does not contain any transitions on MDIO, the number of bits is undefined during idle.
- **Preamble** By default, preambles are not expected or required. The preamble is a string of ones. If it exists, the preamble must be at least 1 bit; otherwise, it can be of an arbitrary length.
- **Start of Frame Delimiter (SFD)** A pattern of 01 indicates the start of frame. If the pattern is not 01, all following bits are ignored until the next preamble pattern is detected.
- **Read or Write Opcode** A pattern of 10 indicates a read. A 01 pattern indicates a write. If the bits are not either 01 or 10, all following bits are ignored until the next preamble pattern is detected.
- **PHY Address** The particular F104S8A device responds to a message frame only when the received PHY address matches its physical address. The physical address is 5 bits long (4:0).
- **Register Address** The next five bits are the register address.
- **Turnaround** The two bits used to avoid signal contention when a read operation is performed on the MDIO are called the turnaround (TA) bits. During read operations, the device drives the second TA bit, a logical 0.
- **Data** The 16-bits read from or written to the device are considered the data or data stream. When data is read from a PHY, it is valid at the output from one rising edge of MDC to the next rising edge of MDC. When data is written to the PHY, it must be valid around the rising edge of MDC.
- **Idle** The sequence is repeated.


## 2.8.2 SMI Interrupt

The SMI includes an output interrupt signal, MDINT, for signaling the station manager when certain events occur in the F104S8A device.



When a PHY generates an interrupt, the MDINT pin is asserted if the interrupt pin enable bit (MII register 25.15) is set. The MDINT pin can be configured for open-drain (active-low) by tying the pin to a pull-up resistor and to VDDIO. The following illustration shows this configuration.

**Figure 10. MDINT Configured as an Open-Drain (Active-Low) Pin**



## 2.9 LED Interface

The LED interface supports the following configurations: direct drive, basic serial LED mode, and enhanced serial LED mode. The polarity of the LED outputs is programmable and can be changed using register 17E2, bits 13:10. The default polarity is active low.

Direct drive mode provides four LED signals per port, LED0\_[0:3] through LED3\_[0:3]. The mode and function of each LED signal can be configured independently. When serial LED mode is enabled, the direct drive pins not used by the serial LED interface remain available.

In basic serial LED mode, all signals that can be displayed on LEDs are sent as LED\_Data and LED\_CLK for external processing.

In enhanced serial LED mode, up to four LED signals per port can be sent as LED\_Data, LED\_CLK, LED\_LD, and LED\_Pulse. The following sections provide detailed information about the various LED modes.

**Note** LED number is listed using the convention, LED<LED#>\_<Port#>.

The following table shows the bit 9 settings for register 14G that are used to control the LED behavior for all the LEDs in the F104S8A device.

**Table 3. LED Drive State**

Setting	Active	Not Active
14G[9: 1] (default)	Ground	Tristate
14G[9: 0] (alternate setting)	Ground	Vdd

## 2.9.1 LED Modes

Each LED pin can be configured to display different status information that can be selected by setting the LED mode in register 29. The default LED state is active low but can be changed by modifying the value in register 17E2, bits 13:10. The blink/pulse stretch is dependent on the LED behavior setting in register 30.

The following table provides a summary of the LED modes and functions. The modes listed are equivalent to the setting used in register 29 to configure each LED pin.

**Table 4. LED Mode and Function Summary**

Mode	Function Name	LED State and Description
0	Link/Activity	1: No link in any speed on any media interface. 0: Valid link at any speed on any media interface. Blink or pulse-stretch = Valid link at any speed on any media interface with activity present.
1	Link1000/Activity	1: No link in 1000BASE-T. 0: Valid 1000BASE-T. Blink or pulse-stretch = Valid 1000BASE-T link with activity present.
2	Link100/Activity	1: No link in 100BASE-TX. 0: Valid 100BASE-TX. Blink or pulse-stretch = Valid 100BASE-TX link with activity present.
3	Link10/Activity	1: No link in 10BASE-T. 0: Valid 10BASE-T link. Blink or pulse-stretch = Valid 10BASE-T link with activity present.
4	Link100/1000/Activity	1: No link in 100BASE-TX or 1000BASE-T. 0: Valid 100BASE-TX or 1000BASE-T link. Blink or pulse-stretch = Valid 100BASE-TX or 1000BASE-T link with activity present.
5	Link10/1000/Activity	1: No link in 10BASE-T or 1000BASE-T. 0: Valid 10BASE-T or 1000BASE-T link. Blink or pulse-stretch = Valid 10BASE-T or 1000BASE-T link with activity present.
6	Link10/100/Activity	1: No link in 10BASE-T or 100BASE-TX. 0: Valid 10BASE-T or 100BASE-TX, link. Blink or pulse-stretch = Valid 10BASE-T or 100BASE-TX link with activity present.
7	Reserved	Reserved
8	Duplex/Collision	1: Link established in half-duplex mode, or no link established. 0: Link established in full-duplex mode. Blink or pulse-stretch = Link established in half-duplex mode but collisions are present.
9	Collision	1: No collision detected. Blink or pulse-stretch = Collision detected.
10	Activity	1: No activity present. Blink or pulse-stretch = Activity present (becomes TX activity present when register bit 30.14 is set to 1).
11	Reserved	Reserved