## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## General Description

This document describes the specification for the F1956 Digital Step Attenuator. The F1956 is part of IDT's Glitch-Free ${ }^{\text {TM }}$ family of DSAs optimized for the demanding requirements of Base Station (BTS) radio cards and numerous other non-BTS applications. This device is offered in compact $5 \mathrm{~mm} \times 5 \mathrm{~mm} 32$-pin package with $50 \Omega$ input and output impedance for ease of integration into the radio or RF system.

## Competitive Advantage

The F1956 offers very high reliability due to its construction from a monolithic silicon die in a QFN package. The insertion loss is very low with minimal distortion. Additionally the device is designed to have extremely accurate attenuations levels. These accurate attenuation level improves system SNR and/or ACLR by ensuring system gain is as close to targeted level as possible. Also, the very fast settling time in parallel mode is ideal for fast switching systems. Finally, the device is Glitch-Free ${ }^{T M}$ with less than 2 dB of ringing across the attenuation range in stark contrast to competing DSAs that glitch as much as 10 dB during MSB state changes.
$\checkmark$ Lowest insertion loss for best SNR
$\checkmark$ Glitch-Free ${ }^{T M}$ technology to protect PA or ADC during transitions between attenuation states.
$\checkmark$ Extremely accurate attenuation levels
$\checkmark$ Ultra low distortion
$\checkmark$ MSL1 and 2000 V HBM ESD

## ORDERING INFORMATION



## Features

- Serial \& 7-bit Parallel Interface
- 31.75 dB Range
- 0.25 dB steps
- Glitch-Free ${ }^{T M}$ : low transient overshoot
- 500 ns settling time
- Ultra linear > 64 dBm IIP3
- Low Insertion Loss < 1.7 dB @ 4 GHz
- Attenuation error < $\pm 0.2 \mathrm{~dB} @ 4 \mathrm{GHz}$
- Bi-directional RF use
- 3.3 V or 5 V Supply
- 1.8 V or 3.3 V control logic
- Low Current Consumption: $350 \mu \mathrm{~A}$ typical
- $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ operating temperature
- $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Thin QFN 32 pin package


## Functional Block Diagram



## Part\# Details

| Part\# | Freq Range <br> (MHz) | Resolution / <br> Range (dB) | Control | IL <br> (dB) | Pinout |
| :--- | :---: | :---: | :---: | :---: | :---: |
| F1950 | $150-4000$ | $0.25 / 31.75$ |  <br> Serial | 1.3 | PE43702 <br> PE43701 |
| F1951 | $100-4000$ | $0.50 / 31.5$ | Serial <br> Only | 1.2 | HMC305 |
| F1952 | $100-4000$ | $0.50 / 15.5$ | Serial <br> Only | 0.9 | HMC305 |
| F1953 | $400-4000$ | $0.50 / 31.5$ |  <br> Serial | 1.3 | PE4302 <br> DAT-31R5 |
| F1956 | $\mathbf{1 - 4 0 0 0}$ | $\mathbf{0 . 2 5 / 3 1 . 7 5}$ |  <br> Serial | $\mathbf{1 . 4}$ | PE43705, <br> PE43712, <br> RFSA3715 |
| F1912 | $1-4000$ | $0.50 / 31.5$ |  <br> Serial | 1.6 | PE4312 <br> PE4302 |

## Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| VDD to GND | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | +5.5 | V |
| D[6:0], DATA, CLK, LE, A0, A1, A2, $\mathrm{V}_{\text {MODE }}$ | VCNTL | -0.3 | $\operatorname{Min}\left(\mathrm{V}_{\mathrm{DD}}+\right.$ <br> $0.3,3.9)$ | V |
| RF1, RF2 | $\mathrm{V}_{\mathrm{RF}}$ | -0.3 | +0.3 | V |
| Maximum Input Power applied <br> to RF1 or RF2 (>100 MHz) | $\mathrm{P}_{\mathrm{RF}}$ |  | +34 | dBm |
| Operating Case Temperature |  |  | 105 | ${ }^{\circ} \mathrm{C}$ |
| Continuous Power Dissipation |  |  | 1.5 | W |
| Maximum Junction Temperature | $\mathrm{TJ}_{\max }$ |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{ST}}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $\mathrm{T}_{\text {LEAD }}$ |  | +260 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic Discharge - HBM <br> (JEDEC/ESDA JS-001-2012) | $\mathrm{V}_{\text {ESDHBM }}$ |  | 1500 <br> $(\mathrm{Class} 1 \mathrm{C})$ | V |
| ESD Voltage - CDM (Per JESD22-C101F) | $\mathrm{V}_{\text {ESDCDM }}$ |  | 500 <br> $(\mathrm{Class} \mathrm{C} 2)$ | V |

Stresses above those listed above may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

This product features proprietary protection circuitry. However, it may be damaged if subjected to high energy ESD. Please use proper ESD precautions when handling to avoid damage or loss of performance.

## Package Thermal and Moisture Characteristics

$\theta_{\mathrm{JA}}$ (Junction - Ambient)
$\theta_{\mathrm{JC}}$ (Junction - Case) [The Case is defined as the exposed paddle] Moisture Sensitivity Rating (Per J-STD-020)

$$
40^{\circ} \mathrm{C} / \mathrm{W}
$$

$$
4^{\circ} \mathrm{C} / \mathrm{W}
$$

MSL1

## F1956 Recommended Operating Conditions

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage(s) | $V_{\text {D }}$ |  | 3.00 |  | 5.25 | V |
| Operating Temperature Range | $\mathrm{T}_{\text {CASE }}$ | Case Temperature | -40 |  | +105 | ${ }^{\circ} \mathrm{C}$ |
| Frequency Range | $\mathrm{F}_{\mathrm{RF}}$ |  | 1 |  | 6000 | MHz |
| RF CW Input Power | $\mathrm{P}_{\mathrm{cw}}$ | RF1 or RF2 |  |  | See Figure 1 | dBm |
| RF Peak Input Power | $\mathrm{P}_{\text {peak }}$ | RF1 Port, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, $\mathrm{T}_{\text {CASE }}=85^{\circ} \mathrm{C}$, $\mathrm{F}_{\mathrm{RF}}>500 \mathrm{MHz}$, WCDMA, 3GPP, Downlink, 64 DPCH, Chip rate $=3.84$ MSPS, Avg. Pin $=+22 \mathrm{dBm}$ |  |  |  |  |
|  |  | 1 \% |  |  | 28.9 | dBm |
|  |  | 0.1 \% |  |  | 30.7 |  |
|  |  | 0.01 \% |  |  | 32.3 |  |
|  |  | 0.001 \% |  |  | 33.2 |  |
| RF Source Impedance | $\mathrm{Z}_{\text {RFI }}$ | Single Ended |  | 50 |  | $\Omega$ |
| RF Load Impedance | $\mathrm{Z}_{\text {RFO }}$ | Single Ended |  | 50 |  | $\Omega$ |



Figure 1 - Maximum Operating RF input power vs Input frequency

## F1956 SPECIFICATION

Specifications apply at $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\text {CASE }}=+25^{\circ} \mathrm{C}$, $\mathrm{F}_{\mathrm{RF}}=2 \mathrm{GHz}, 0.25 \mathrm{~dB}$ steps unless otherwise noted. Minimum Attenuation $\mathrm{D}[6: 0]=[0000000]$, Maximum Attenuation $\mathrm{D}[6: 0]=[1111111]$, EVKit losses are de-embedded unless otherwise noted.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Input High | $\mathrm{V}_{\text {IH }}$ | CLK, LE, DATA, D[6:0], A0, A1, A2, $\mathrm{V}_{\text {MODE }}$ |  |  |  |  |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | $1.17^{2}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | $3.6 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}$ | 1.17 ${ }^{1}$ |  | 3.6 |  |
| Logic Input Low | $\mathrm{V}_{\text {IL }}$ | CLK, LE, DATA, D[6:0], A0, A1, A2, $\mathrm{V}_{\text {MODE }}$ |  |  | 0.63 | V |
| Logic Current | $\mathrm{I}_{\text {IV, }}$ I $\mathrm{I}_{\text {IL }}$ | Individual Pins | -40 |  | +20 | $\mu \mathrm{A}$ |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ |  |  | 350 | 800 | $\mu \mathrm{A}$ |
| Attenuation Range | ATT ${ }_{\text {RNG }}$ | No missing codes |  | 31.75 |  | dB |
| Minimum Gain Step | LSB | $\mathrm{F}_{\mathrm{RF}} \leq 4.5 \mathrm{GHz}$ |  | 0.25 |  | dB |
|  |  | $\mathrm{F}_{\mathrm{RF}} \leq 6.5 \mathrm{GHz}$ |  | 0.50 |  |  |
|  |  | $\mathrm{F}_{\mathrm{RF}} \leq 8.5 \mathrm{GHz}$ |  | 1.00 |  |  |
| DSA Settling time | $\tau_{\text {SET }}$ | Max to Min Attenuation to settle to within 0.5 dB of final value |  | 0.9 |  | $\mu \mathrm{S}$ |
|  |  | Min to Max Attenuation to settle to within 0.5 dB of final value |  | 1.8 |  |  |
| Video Feedthrough RF1, RF2 ports | $\mathrm{VID}_{\text {F }}$ | Measured at RF ports with 2.5 ns risetime, 0 to 3.3 V control pulse |  | 10 |  | $m V_{p p}$ |
| Maximum spurious level on any RF port ${ }^{4}$ | Spur $_{\text {max }}$ | Spur Freq ~ 2.2 MHz |  | -140 |  | dBm |
| Serial Clock Speed | $\mathrm{F}_{\text {CLK }}$ | SPI 3 wire bus |  |  | 25 | MHz |
| Parallel to Serial Setup | A | SPI 3 wire bus | 100 |  |  | ns |
| Serial Data Hold Time | B | SPI 3 wire bus | 10 |  |  | ns |
| LE Delay | C | SPI 3 wire bus Time from final serial clock rising edge | 10 |  |  | ns |
| Maximum Switching Rate | SW RATE |  |  | 25 |  | kHz |

## Specification Notes:

Note 1: Items in min/max columns in bold italics are Guaranteed by Test.
Note 2: $\quad$ Items in min/max columns that are not bold/italics are Guaranteed by Design Characterization.
Note 3. The input 0.1 dB compression point is used as a linearity figure of merit. The recommended maximum input power is specified as the lesser of the two values from RF CW Power (Figure 1) and the RF Average Power (Recommended Operating Conditions Table)..
Note 4: $\quad$ Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 2.2 MHz .

## F1956 SPECIFICATION (CONTINUED)

Specifications apply at $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{RF}}=2 \mathrm{GHz}, 0.25 \mathrm{~dB}$ steps unless otherwise noted. Minimum Attenuation $\mathrm{D}[6: 0]=[0000000]$, Maximum Attenuation $\mathrm{D}[6: 0]=[1111111]$, EVKit losses are de-embedded unless otherwise noted.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Insertion Loss | IL | $1 \mathrm{MHz}<\mathrm{F}_{\mathrm{RF}} \leq 2 \mathrm{GHz}$ |  | 1.3 | 1.8 | dB |
|  |  | $2 \mathrm{GHz}<\mathrm{F}_{\mathrm{RF}} \leq 3 \mathrm{GHz}$ |  | 1.3 | 1.9 |  |
|  |  | $3 \mathrm{GHz}<\mathrm{F}_{\text {RF }} \leq 4 \mathrm{GHz}$ |  | 1.6 | 2.2 |  |
|  |  | $4 \mathrm{GHz}<\mathrm{F}_{\mathrm{RF}} \leq 5 \mathrm{GHz}$ |  | 2.1 | 2.6 |  |
|  |  | $5 \mathrm{GHz}<\mathrm{F}_{\mathrm{RF}} \leq 6 \mathrm{GHz}$ |  | 2.6 | 3.0 |  |
| Relative Phase (Amin vs. Amax) | Ф $\Delta$ | $\mathrm{F}_{\mathrm{RF}}=1 \mathrm{GHz}$ |  | 12 |  | deg |
|  |  | $\mathrm{F}_{\mathrm{RF}}=2 \mathrm{GHz}$ |  | 25 |  |  |
|  |  | $\mathrm{F}_{\mathrm{RF}}=4 \mathrm{GHz}$ |  | 55 |  |  |
|  |  | $\mathrm{F}_{\mathrm{RF}}=6 \mathrm{GHz}$ |  | 90 |  |  |
| Step Error <br> (Differential Non-Linearity) | DNL | Max error between adjacent steps |  | 0.10 | 0.19 | dB |
| Absolute Attenuation Error (Integral Non-Linearity) | INL | Max Error for state 19.75 dB , $\text { FRF }=2 \mathrm{GHz}$ | -0.4 | 0.1 | +0.5 | dB |
|  |  | Max Error, over all states $\mathrm{F}_{\mathrm{RF}}=2 \mathrm{GHz}$ | -0.8 |  | +0.5 |  |
| Input Return Loss | $\mathrm{S}_{11}$ | $1 \mathrm{MHz}<\mathrm{F}_{\mathrm{RF}} \leq 2 \mathrm{GHz}$ |  | 20 | 15 | dB |
|  |  | $2 \mathrm{GHz}<\mathrm{F}_{\mathrm{RF}} \leq 4 \mathrm{GHz}$ |  | 20 | 15 |  |
|  |  | $4 \mathrm{GHz}<\mathrm{F}_{\text {RF }} \leq 6 \mathrm{GHz}$ |  | 14 | 7 |  |
| Output Return Loss | $\mathrm{S}_{22}$ | $1 \mathrm{MHz}<\mathrm{F}_{\mathrm{RF}} \leq 2 \mathrm{GHz}$ |  | 18 | 14 | dB |
|  |  | $2 \mathrm{GHz}<\mathrm{F}_{\mathrm{RF}} \leq 4 \mathrm{GHz}$ |  | 16 | 12 |  |
|  |  | $4 \mathrm{GHz}<\mathrm{F}_{\mathrm{RF}} \leq 6 \mathrm{GHz}$ |  | 11 | 7 |  |
| Input IP3 | IIP3 | $\mathrm{P}_{\mathrm{IN}}=+10 \mathrm{dBm}$ per tone 50 MHz Tone Separation |  |  |  |  |
|  |  | Attn $=0.00 \mathrm{~dB}$ |  | 64 |  | dBm |
|  |  | Attn $=15.75 \mathrm{~dB}$ |  | 64 |  |  |
|  |  | Attn $=31.75 \mathrm{~dB}$ |  | 64 |  |  |
|  |  | $\text { Attn }=0.00 \mathrm{~dB}$ <br> $\mathrm{P}_{\mathrm{IN}}=+22 \mathrm{dBm}$ per tone <br> 1 MHz Tone Separation |  |  |  |  |
|  |  | $\mathrm{F}_{\mathrm{RF}}=0.7 \mathrm{GHz}$ | 60 | 63.4 |  | dBm |
|  |  | $\mathrm{F}_{\mathrm{RF}}=1.8 \mathrm{GHz}$ | 60 | 63.4 |  |  |
|  |  | $\mathrm{F}_{\mathrm{RF}}=2.2 \mathrm{GHz}$ | 60 | 64.1 |  |  |
|  |  | $\mathrm{F}_{\mathrm{RF}}=2.6 \mathrm{GHz}$ | 60 | 63.3 |  |  |
| Input 0.1dB Compression ${ }^{3}$ | $\mathrm{P}_{0.1 \mathrm{~dB}}$ | $\mathrm{F}_{\mathrm{RF}}=2 \mathrm{GHz}$, Attn $=10 \mathrm{~dB}$ |  | 34.5 |  | dBm |

Specification Notes:
Note 1: Items in min/max columns in bold italics are Guaranteed by Test.
Note 2: Items in $\mathrm{min} / \mathrm{max}$ columns that are not bold/italics are Guaranteed by Design Characterization.
Note 3. The input 0.1 dB compression point is used as a linearity figure of merit. The recommended maximum input power is specified as the lesser of the two values from RF CW Power (Figure 1) and the RF Average Power (Recommended Operating Conditions Table)..
Note 4: $\quad$ Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 2.2 MHz .

## Programming Options

F1956 can be programmed using either the parallel or serial interface; selectable via $\mathrm{V}_{\text {MODE }}$ (pin 3). Serial mode is selected by floating $\mathrm{V}_{\text {MODE }}$ or pulling $\mathrm{V}_{\text {MODE }}$ to a logic high and parallel mode is selected by setting $\mathrm{V}_{\text {MODE }}$ to logic low.

## Serial Control Mode

F1956 Serial mode is selected by floating $\mathrm{V}_{\text {MODE }}$ (pin 3) or pulling it to logic high. The serial interface is a 16 -bit shift register made up of two words. The first 8 -bit word is the Attenuation word, which controls the DSA state. The second word is the address word, which uses only 3 of 8 -bits that must match the hard wired A0-A2 programming in order to change the DSA state. If no external connections are made to A0 - A2 then internally they will default to 000 due to internal pull down resistors. If these 3 external preset address bits are not matched with the SPI loaded address bits then the current attenuator state will remain unchanged. This allows up to 8 serial-controlled devices to be used on a single board, which share a common DATA, CLK and LE.
When serial programming is used, all the parallel control input pins 26 - 32 can be left open or grounded. If a pin is grounded then an additional $25 \mu \mathrm{~A}$ will be drawn from the voltage supply per pin.

Set to either Logic High or Low


MSB (Last In)
LSB (First In)

| Q15 | Q14 | Q13 | Q12 | Q11 | Q10 | Q9 | Q8 | Q7 | Q6 | Q5 | Q4 | Q3 | Q2 | Q1 | Q0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |



Figure $\mathbf{2}$-Two 8-bit words are comprised of $\mathbf{1 6 b i t}$ serial in, parallel out shift register

Table 1 -Truth Table for the Serial Address Word

| A7 <br> (MSB) | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Address <br> Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | X | 0 | 0 | 0 | 000 |
| X | X | X | X | X | 0 | 0 | 1 | 001 |
| X | X | X | X | X | 0 | 1 | 0 | 010 |
| X | X | X | X | X | 0 | 1 | 1 | 011 |
| X | X | X | X | X | 1 | 0 | 0 | 100 |
| X | X | X | X | X | 1 | 0 | 1 | 101 |
| X | X | X | X | X | 1 | 1 | 0 | 110 |
| X | X | X | X | X | 1 | 1 | 1 | 111 |

Table 2 - Truth Table for the Serial Control Word

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 <br> (LSB) | Attenuation <br> $(\mathbf{d B})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.5 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 2 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 4 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 8 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 16 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 31.75 |

## Serial Mode Default Condition

When the device is first powered up it will default to the Maximum Attenuation setting as described below: Note that for the F1956 in all cases logic high (1) has the attenuation stepped IN, while logic low (0) has the attenuation stepped OUT.

MSB (Last In)
LSB (First In)

| Q15 | Q14 | Q13 | Q12 | Q11 | Q10 | Q9 | Q8 | Q7 | Q6 | Q5 | Q4 | Q3 | Q2 | Q1 | Q0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| X | X | X | X | X | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |



Figure 3 -Default register settings set for max attenuation and 000 Address Word

## Register Timing Diagram: (Note the Timing Spec Intervals in Blue)

With serial control, the F1956 can be programmed via the serial port on the rising edge of Latch Enable (LE) which loads the last 8 DATA line bits [formatted LSB (DO) first] resident in the SHIFT register followed by the Address Word into the ACTIVE register.


Figure 4 - Serial Timing Diagram

Note - When Latch enable is high, the shift register is disabled and DATA is NOT continuously clocked into the shift register which minimizes noise. It is recommended that Latch enable be left high when the device is not being programmed.

Table 3 - Serial Mode Timing Table

| Interval <br> Symbol | Description | Min <br> Spec | Max <br> Spec | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ps}}$ | Parallel to Serial Setup Time - From rising edge <br> of Vmode to rising edge of CLK for D5 | $\mathbf{1 0 0}$ |  | ns |
| $\mathrm{t}_{\mathrm{p}}$ | Clock high pulse width | $\mathbf{1 0}$ |  | ns |
| $\mathrm{t}_{\mathrm{cls}}$ | LE Setup Time - From the rising edge of CLK <br> pulse for D0 to LE rising edge minus half the <br> clock period. | $\mathbf{1 0}$ |  | ns |
| $\mathrm{t}_{\mathrm{lew}}$ | LE pulse width | $\mathbf{3 0}$ |  | ns |
| $\mathrm{t}_{\text {dst }}$ | Data Setup Time - From the starting edge of <br> Data bit to rising edge of CLK | $\mathbf{1 0}$ |  | ns |
| $\mathrm{t}_{\mathrm{dht}}$ | Data Hold Time - From rising edge of CLK to <br> falling edge of the Data bit. | $\mathbf{1 0}$ |  | ns |

## Parallel Control Mode

For the F1956 the user has the option of running in one of two parallel modes. Direct Parallel Mode or Latched Parallel Mode.

## Direct Parallel Mode:

Direct Parallel Mode is selected when $\mathrm{V}_{\text {MODE }}$ is a logic low and LE is a logic high. In this mode the device will immediately react to any voltage changes to the parallel control pins [pins 26 - 32]. Use direct parallel mode for the fastest settling time.

## Latched Parallel Mode:

Latched Parallel Mode is selected when $\mathrm{V}_{\text {MODE }}$ is logic low and LE is toggled from logic low to high. To utilize Latched Parallel Mode:

- Set $\mathrm{V}_{\text {mode }}$ is logic low.
- Set LE to logic low.
- Adjust pins $[26,27,28,29,30,31,32]$ to the desired attenuation setting. (Note the device will not react to these pins while LE is a logic low).
- Pull LE to a logic high. The device will then transition to the attenuation settings reflected by pins D6-D0.
- IF LE is pulled to a logic low then the attenuator will not change state.

Latched Parallel Mode implies a default state for when the device is first powered up with $\mathrm{V}_{\text {mode }}$ set for logic low and LE logic low. In this case the default setting is MAXIMUM Attenuation.

Table 4 - Truth Table for the Parallel Control Word

| D6 | D5 | D4 | D3 | D2 | D1 | D0 | Attenuation <br> $\mathbf{( d B )}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.5 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 2 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 4 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 8 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 16 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 31.75 |



Figure 5 - Latched Parallel Mode Timing Diagram

Table 5 - Latched Parallel Mode Timing

| Interval <br> Symbol | Description | Min <br> Spec | Max <br> Spec | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {sps }}$ | Serial to Parallel Mode Setup Time | 100 |  | ns |
| $\mathrm{t}_{\text {pdh }}$ | Parallel Data Hold Time | 10 |  | ns |
| $\mathrm{t}_{\text {le }}$ | LE minimum pulse width | 10 |  | ns |
| $\mathrm{t}_{\text {pds }}$ | Parallel Data Setup Time | 10 |  | ns |

## Typical Operating Conditions (TOC)

Unless otherwise noted for the TOC graphs on the following pages, the following conditions apply.

1. $V_{D D}=+3.30 \mathrm{~V}$
2. $\mathrm{T}_{\text {CASE }}=+25{ }^{\circ} \mathrm{C}$
3. 50 MHz Tone Space
4. Serial Control
5. $P_{\text {IN }}=0 \mathrm{dBm}$
6. RF1 is the input port
7. Attenuation Setting $=0 \mathrm{~dB}$
8. EVKit losses (traces and connectors) are fully de-embedded

## Typical Operating Conditions (-1 -)

## Insertion Loss vs Frequency



Input Return Loss vs Frequency [All States]


Output Return Loss vs Frequency [All States]


## Insertion Loss vs Attenuation



Input Return Loss vs Attenuation


## Output Return Loss vs Attenuation



## Typical Operating Conditions (- 2 -)

## Worst Case Absolute Accuracy (LSB=0.25 dB)



Worst Case Absolute Accuracy (LSB=0.50 dB)


Worst Case Absolute Accuracy (LSB=1.00 dB)


Absolute Accuracy (LSB=0.25 dB)


Absolute Accuracy (LSB=0.50 dB)


## Absolute Accuracy (LSB=1.00 dB)



## Typical Operating Conditions (- 3 -)

## Worst Case Step Accuracy (LSB=0.25 dB)



Worst Case Step Accuracy (LSB=0.50 dB)


Worst Case Step Accuracy (LSB=1.00 dB)


## Step Accuracy (LSB=0.25 dB)



Step Accuracy (LSB=0.50 dB)


## Step Accuracy (LSB=1.00 dB)



## Typical Operating Conditions (- 4 -)

Relative Insertion Phase vs Frequency [All States]


Input Compression (at $\mathbf{2 ~ G H z}$, Attn=0 dB)


Input Compression (at $2 \mathbf{~ G H z}$, Attn=4 dB)


Relative Insertion Phase vs Attenuation


Input Compression (at $\mathbf{2 ~ G H z}$, Attn=16 dB)


## Input Compression (at $2 \mathbf{~ G H z}$, Attn $=\mathbf{3 1 . 7 5} \mathbf{~ d B}$ )



## Typical Operating Conditions (-5 -)

Input Compression (+25 ${ }^{\circ} \mathrm{C}, \mathbf{4 ~ G H z )}$


## Input IP3 vs Attenuation [2 GHz]



## Input IP3 vs Frequency [Attn=0 dB, Pin=+22 dBm]



Input Compression (+25 ${ }^{\circ} \mathbf{C}, \mathbf{6 ~ G H z )}$


Input IP3 vs Attenuation [3.92 GHz]


## Package Drawing

5mm x 5mm 32-pin TQFN), Use Exposed PAD (EPAD) Option P1


TOP VIEW


BOTTOM VIEW


EPAD OPTION

| SYMBOL | P1 |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX |
| E2 | 3.00 | 3.10 | 3.20 |
| D2 | 3.00 | 3.10 | 3.20 |

NOTES:

1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
2. ALL DIMENSIONS ARE IN MILLMETERS.

## Land Pattern Dimension



NOTES:

1. ALL DIMENSION ARE $\operatorname{IN} \mathrm{mm}$. ANGLES IN DEGREES.
2. TOP DOWN VIEW. AS VIEWED ON PCB.
3. COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
5. LAND PATIERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

## Pin Diagram

TOP View
(looking through the top of the package)


## Pin Description

| Pin | Name | Function |
| :---: | :---: | :---: |
| 1 | DNC | This pin must be left open. |
| 2 | VDD | Main Supply. Use 3.3 V or 5 V . Bypass capacitor as close to pin as possible. |
| 3 | $\mathrm{V}_{\text {MODE }}{ }^{1}$ | Logic low for parallel mode. Logic high or NC for serial mode. |
| 4 | $\mathrm{AO}^{2}$ | Address bit A0 connection. |
| 5 | GND | Connect directly to paddle ground or as close as possible to pin with thru via. This pin is not internally connected |
| 6 | GND | Connect directly to paddle ground or as close as possible to pin with thru via. |
| 7 | RF1 ${ }^{3}$ | Device RF input or output (bi-directional). AC couple to this pin unless OV DC. |
| 8-17 | GND | Connect each pin directly to paddle ground or as close as possible to pin with thru vias. |
| 18 | RF2 ${ }^{3}$ | Device RF input or output (bi-directional). AC couple to this pin unless OV DC. |
| 19 | GND | Connect directly to paddle ground or as close as possible to pin with thru via. |
| 20 | NC | No internal connection. These pins can be left unconnected, voltage applied, or connected to ground (recommended). |
| 21 | $\mathrm{A}^{2}$ | Address bit A2 connection |
| 22 | $\mathrm{Al}^{2}$ | Address bit A1 connection. |
| 23 | $\mathrm{LE}^{1}$ | Serial interface latch enable input. |
| 24 | CLK ${ }^{1}$ | Serial interface clock input. |
| 25 | DATA ${ }^{1}$ | Serial interface data input. |
| 26 | D6 ${ }^{1}$ | Parallel control bit, 16 dB . Ground pin if not used. |
| 27 | D5 ${ }^{1}$ | Parallel control bit, 8 dB . Ground pin if not used. |
| 28 | D4 ${ }^{1}$ | Parallel control bit, 4 dB . Ground pin if not used. |
| 29 | D3 ${ }^{1}$ | Parallel control bit, 2 dB . Ground pin if not used. |
| 30 | D2 ${ }^{1}$ | Parallel control bit, 1 dB . Ground pin if not used. |
| 31 | D1 ${ }^{1}$ | Parallel control bit, 0.5 dB . Ground pin if not used. |
| 32 | D0 ${ }^{1}$ | Parallel control bit, 0.25 dB . Ground pin if not used. |
| EP | Exposed Paddle | Connect to Ground with multiple vias for good thermal and RF performance. |

EvKit Picture



## EVKit BOM (Rev 2)

| Item \# | Part Reference | QTY | DESCRIPTION | Mfr. Part \# | Mfr. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\begin{gathered} \mathrm{C} 1-\mathrm{C} 11, \mathrm{C} 14, \\ \mathrm{C} 15, \mathrm{C} 16 \end{gathered}$ | 14 | $100 \mathrm{pF} \pm 5 \%$, 50 V , COG Ceramic Capacitor <br> (0402) | GRM1555C1H101J | MURATA |
| 2 | C18, C20, C22 | 3 | $\begin{gathered} 1000 \mathrm{pF} \pm 5 \%, 50 \mathrm{~V}, \mathrm{COG} \text { Ceramic Capacitor } \\ (0402) \\ \hline \end{gathered}$ | GRM1555C1H102J | MURATA |
| 3 | C17, C19, C21 | 3 | $10 \mathrm{nF} \pm 5 \%$, 50 V , X7R Ceramic Capacitor (0603) | GRM188R71H103J | MURATA |
| 4 | R17 | 1 | $0 \Omega$ Resistors (0402) | ERJ-2GE0R00X | PANASONIC |
| 5 | R1-R14 | 14 | $100 \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1000X | PANASONIC |
| 6 | R15 | 1 | $6.98 \mathrm{k} \Omega \pm 5 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF6981X | PANASONIC |
| 7 | R16 | 1 | $10 \mathrm{k} \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1002X | PANASONIC |
| 8 | $\begin{gathered} \hline \mathrm{J3}, \mathrm{J7}, \mathrm{J9,} \\ \mathrm{~J} 10, \mathrm{J11} \end{gathered}$ | 5 | CONN HEADER VERT SGL $2 \times 1$ POS GOLD | 961102-6404-AR | 3M |
| 9 | J5 | 1 | CONN HEADER VERT SGL $4 \times 1$ POS GOLD | 961104-6404-AR | 3M |
| 10 | J1 | 1 | CONN HEADER VERT SGL $12 \times 1$ POS GOLD | 961112-6404-AR | 3M |
| 11 | $\begin{gathered} \hline \mathrm{J} 2, \mathrm{~J} 4, \mathrm{~J} 6, \mathrm{~J} 8, \\ \mathrm{~J} 2, \mathrm{~J} 13 \end{gathered}$ | 6 | Edge Launch SMA ( 0.375 inch pitch ground, tab) | 142-0701-851 | Emerson Johnson |
| 12 | SW1 | 1 | SWITCH 10 POSITION DIP SWITCH | KAT1110E | E-Switch |
| 13 | U1 | 1 | DSA | F1956 | IDT |
| 14 |  | 1 | Printed Circuit Board | F1955 EVKit Rev 02 | IDT |

## Top Markings



## ApPLICATIONS Information

## Power Supplies

A common $V_{D D}$ power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate smaller than $1 \mathrm{~V} / 20 \mathrm{uS}$. In addition, all control pins should remain at $0 \mathrm{~V}(+/-0.3 \mathrm{~V})$ while the supply voltage ramps or while it returns to zero.

## Digital Pin Voltage \& Resistance Values

The following table provides open-circuit DC voltage referenced to ground and resistance values for each of the control pins listed.

| Pin | Name | Open Circuit <br> DC Voltage | Internal <br> Connection |
| :---: | :---: | :---: | :---: |
| 3 | $\mathrm{~V}_{\text {MODE }}$ | 2.5 V | $100 \mathrm{k} \Omega$ pullup resistor to <br> internally regulated 2.5 V |
| $4,21,22$ | $\mathrm{~A} 0, \mathrm{~A} 2, \mathrm{~A} 1$ | 0 V | $100 \mathrm{k} \Omega$ resistor to GND |
| $23,24,25$ | LE, CLK, DATA | 2.5 V | $100 \mathrm{k} \Omega$ pullup resistor to <br> internally regulated 2.5 V |
| $26-32$ | D6 - D0 | 2.5 V | $100 \mathrm{k} \Omega$ pullup resistor to <br> internally regulated 2.5 V |

## Revision History Sheet

| Rev | Date | Page | Description of Change |
| :---: | :---: | :---: | :--- |
| O | $2015-$ May-22 |  | Initial Release |
| 1 | $2015-$ Sep-29 | 2 | Datasheet Format Update <br> Added Maximum Average Power Rating |
| 2 | $2016-$-Apr-01 |  | Maximum operating frequency changed to 6 GHz. <br> Added curves showing performance at higher frequencies. |

## Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA

## Sales

1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.idt.com

Tech Support www.IDT.com/go/support

