



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China






ST10F272B ST10F272E

16-bit MCU with 256 Kbyte Flash memory and 12/20 Kbyte RAM

Datasheet – production data

Features

- 16-bit CPU with DSP functions
 - 31.25ns instruction cycle time at 64MHz max CPU clock
 - Multiply/accumulate unit (MAC) 16 x 16-bit multiplication, 40-bit accumulator
 - Enhanced boolean bit manipulations
 - Single-cycle context switching support
 - On-chip memories
 - 256 Kbyte Flash memory (32-bit fetch)
 - Single voltage Flash memories with erase/program controller and 100K erasing/programming cycles.
 - Up to 16 Mbyte linear address space for code and data (5 Mbytes with CAN or I²C)
 - 2 Kbyte internal RAM (IRAM)
 - 10/18 Kbyte extension RAM (XRAM)
 - Programmable external bus configuration & characteristics for different address ranges
 - Five programmable chip-select signals
 - Hold-acknowledge bus arbitration support
 - Interrupt
 - 8-channel peripheral event controller for single cycle interrupt driven data transfer
 - 16-priority-level interrupt system with 56 sources, sampling rate down to 15.6ns
 - Timers
 - Two multi-functional general purpose timer units with 5 timers
 - Two 16-channel capture / compare units
 - 4-channel PWM unit + 4-channel XPWM
- A/D converter
 - 24-channel 10-bit
 - 3 μs minimum conversion time
 - Serial channels
 - Two synch. / asynch. serial channels
 - Two high-speed synchronous channels
 - One I²C standard interface
 - 2 CAN 2.0B interfaces operating on 1 or 2 CAN busses (64 or 2x32 message, C-CAN version)
 - Fail-safe protection
 - Programmable watchdog timer
 - Oscillator watchdog
 - On-chip bootstrap loader
 - Clock generation
 - On-chip PLL with 4 to 8 MHz oscillator
 - Direct or prescaled clock input
 - Real time clock and 32 kHz on-chip oscillator
 - Up to 111 general purpose I/O lines
 - Individually programmable as input, output or special function
 - Programmable threshold (hysteresis)
 - Idle, power down and stand-by modes
 - Single voltage supply: 5V ±10%



Contents

1	Introduction	11
1.1	Description	11
1.2	Special characteristics	11
2	Pin data	15
3	Functional description	23
4	Memory organization	24
5	Internal Flash memory	28
5.1	Overview	28
5.2	Functional description	28
5.2.1	Structure	28
5.2.2	Modules structure	29
5.2.3	Low power mode	30
5.3	Write operation	31
5.4	Registers description	32
5.4.1	Flash control register 0 low	32
5.4.2	Flash control register 0 high	33
5.4.3	Flash control register 1 low	34
5.4.4	Flash control register 1 high	35
5.4.5	Flash data register 0 low	35
5.4.6	Flash data register 0 high	36
5.4.7	Flash data register 1 low	36
5.4.8	Flash data register 1 high	36
5.4.9	Flash address register low	37
5.4.10	Flash address register high	37
5.4.11	Flash error register	38
5.5	Protection strategy	39
5.5.1	Protection registers	39
5.5.2	Flash non volatile write protection I register	39
5.5.3	Flash non volatile access protection register 0	40
5.5.4	Flash non volatile access protection register 1 low	40

5.5.5	Flash non volatile access protection register 1 high	41
5.5.6	XBus flash volatile temporary access unprotection register (XFVTAUR0) 41	
5.5.7	Access protection	41
5.5.8	Write protection	42
5.5.9	Temporary unprotection	42
5.6	Write operation examples	44
5.7	Write operation summary	47
6	Bootstrap loader	48
6.1	Selection among user-code, standard or selective bootstrap	48
6.2	Standard bootstrap loader	48
6.3	Alternate and selective boot mode (ABM and SBM)	49
6.3.1	Activation of the ABM and SBM	49
6.3.2	User mode signature integrity check	49
6.3.3	Selective boot mode	49
7	Central processing unit (CPU)	50
7.1	Multiplier-accumulator unit (MAC)	51
7.2	Instruction set summary	52
7.3	MAC co-processor specific instructions	54
8	External bus controller	55
9	Interrupt system	56
9.1	X-Peripheral interrupt	58
9.2	Exception and error traps list	60
10	Capture / compare (CAPCOM) units	61
11	General purpose timer unit	63
11.1	GPT1	63
11.2	GPT2	65
12	PWM modules	67
13	Parallel ports	69

13.1	Introduction	69
13.2	I/O's special features	69
13.2.1	Open drain mode	69
13.2.2	Input threshold control	70
13.3	Alternate port functions	70
14	A/D converter	72
15	Serial channels	74
15.1	Asynchronous / synchronous serial interfaces	74
15.2	ASCx in asynchronous mode	74
15.3	ASCx in synchronous mode	75
15.4	High speed synchronous serial interfaces	76
16	I2C interface	78
17	CAN modules	79
17.1	Configuration support	79
17.2	CAN bus configurations	79
18	Real time clock	82
19	Watchdog timer	83
20	System reset	84
20.1	Input filter	84
20.2	Asynchronous reset	85
20.3	Synchronous reset (warm reset)	90
20.4	Software reset	96
20.5	Watchdog timer reset	97
20.6	Bidirectional reset	98
20.7	Reset circuitry	102
20.8	Reset application examples	105
20.9	Reset summary	107
21	Power reduction modes	110

21.1	Idle mode	110
21.2	Power down mode	110
21.2.1	Protected power down mode	111
21.2.2	Interruptible power down mode	111
21.3	Stand-by mode	111
21.3.1	Entering stand-by mode	112
21.3.2	Exiting stand-by mode	113
21.3.3	Real time clock and stand-by mode	113
21.3.4	Power reduction modes summary	114
22	Programmable output clock divider	115
23	Register set	116
23.1	Special function registers	116
23.2	X-registers	123
23.3	Flash registers ordered by name	128
23.4	Identification registers	128
24	Electrical characteristics	131
24.1	Absolute maximum ratings	131
24.2	Recommended operating conditions	132
24.3	Power considerations	132
24.4	Parameter interpretation	133
24.5	DC characteristics	134
24.6	Flash characteristics	139
24.7	A/D converter characteristics	140
24.7.1	Conversion timing control	141
24.7.2	A/D conversion accuracy	142
24.7.3	Total unadjusted error	143
24.7.4	Analog reference pins	144
24.8	AC characteristics	151
24.8.1	Test waveforms	151
24.8.2	Definition of internal timing	151
24.8.3	Clock generation modes	152
24.8.4	Prescaler operation	154
24.8.5	Direct drive	154

	24.8.6	Oscillator watchdog (OWD)	154
	24.8.7	Phase Locked Loop (PLL)	155
	24.8.8	Voltage Controlled Oscillator	155
	24.8.9	PLL Jitter	156
	24.8.10	PLL lock / unlock	158
	24.8.11	Main oscillator specifications	159
	24.8.12	32 kHz oscillator specifications	160
	24.8.13	External clock drive XTAL1	161
	24.8.14	Memory cycle variables	162
	24.8.15	External memory bus timing	163
	24.8.16	Multiplexed bus	164
	24.8.17	Demultiplexed bus	170
	24.8.18	CLKOUT and READY	176
	24.8.19	External bus arbitration	178
	24.8.20	High-speed synchronous serial interface (SSC) timing	180
25		Package information	183
26		Ordering information	186
27		Revision history	187

List of tables

Table 1.	Pin description	16
Table 2.	Summary of IFLASH address range	24
Table 3.	Address space reserved to the Flash module	28
Table 4.	Flash modules sectorization (Read operations)	29
Table 5.	Flash modules sectorization (Write operations or with ROMS1='1' or BootStrap mode)	29
Table 6.	Control register interface	30
Table 7.	Flash control register 0 low	32
Table 8.	Flash control register 0 high	33
Table 9.	Flash control register 1 low	34
Table 10.	Flash control register 1 high	35
Table 11.	Banks (BxS) and sectors (BxFy) status bits meaning	35
Table 12.	Flash data register 0 low	36
Table 13.	Flash data register 0 high	36
Table 14.	Flash data register 1 low	36
Table 15.	Flash data register 1 high	37
Table 16.	Flash address register low	37
Table 17.	Flash address register high	37
Table 18.	Flash error register	38
Table 19.	Flash non volatile write protection I register	39
Table 20.	Flash non volatile access protection register 0	40
Table 21.	Flash non volatile access protection register 1 low	40
Table 22.	Flash non volatile access protection register 1 high	41
Table 23.	XBus flash volatile temporary access unprotection register	41
Table 24.	Summary of access protection level	42
Table 25.	Flash write operations	47
Table 26.	ST10F272 boot mode selection	48
Table 27.	Standard instruction set summary	52
Table 28.	MAC instruction set summary	54
Table 29.	Interrupt sources	56
Table 30.	X-Interrupt detailed mapping	59
Table 31.	Trap priorities	60
Table 32.	Compare modes	62
Table 33.	CAPCOM timer input frequencies, resolutions and periods at 40 MHz	62
Table 34.	CAPCOM timer input frequencies, resolutions and periods at 64 MHz	62
Table 35.	GPT1 timer input frequencies, resolutions and periods at 40 MHz	63
Table 36.	GPT1 timer input frequencies, resolutions and periods at 64 MHz	64
Table 37.	GPT2 timer input frequencies, resolutions and periods at 40 MHz	65
Table 38.	GPT2 timer input frequencies, resolutions and periods at 64 MHz	65
Table 39.	PWM unit frequencies and resolutions at 40 MHz CPU clock	67
Table 40.	PWM unit frequencies and resolutions at 64 MHz CPU clock	68
Table 41.	ASC asynchronous baud rates by reload value and deviation errors (fCPU = 40 MHz)	74
Table 42.	ASC asynchronous baud rates by reload value and deviation errors (fCPU = 64 MHz)	75
Table 43.	ASC synchronous baud rates by reload value and deviation errors (fCPU = 40 MHz)	75
Table 44.	ASC synchronous baud rates by reload value and deviation errors (fCPU = 64 MHz)	76
Table 45.	Synchronous baud rate and reload values (fCPU = 40 MHz)	77
Table 46.	Synchronous baud rate and reload values (fCPU = 64 MHz)	77
Table 47.	WDTREL reload value (fCPU = 40 MHz)	83
Table 48.	WDTREL reload value (fCPU = 64 MHz)	83

Table 49.	Reset event definition	84
Table 50.	Reset event	107
Table 51.	PORT0 latched configuration for the different reset events	108
Table 52.	Power reduction modes summary	114
Table 53.	List of special function registers	116
Table 54.	List of XBus registers	123
Table 55.	List of flash registers	128
Table 56.	IDMANUF	129
Table 57.	IDCHIP	129
Table 58.	IDMEM	129
Table 59.	IDPROG	130
Table 60.	Absolute maximum ratings	131
Table 61.	Recommended operating conditions	132
Table 62.	Thermal characteristics	133
Table 63.	Package characteristics	133
Table 64.	DC characteristics	134
Table 65.	Flash characteristics	139
Table 66.	Flash data retention characteristics	140
Table 67.	A/D converter characteristics	140
Table 68.	A/D converter programming	142
Table 69.	On-chip clock generator selections	152
Table 70.	Internal PLL divider mechanism	156
Table 71.	PLL characteristics ($V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40$ to $+125^{\circ}C$)	159
Table 72.	Main oscillator characteristics	159
Table 73.	Main oscillator negative resistance (module)	160
Table 74.	32kHz oscillator characteristics	160
Table 75.	Minimum values of negative resistance (module) for 32kHz oscillator	161
Table 76.	External clock drive	162
Table 77.	Memory cycle variables	162
Table 78.	Multiplexed bus timings	164
Table 79.	Demultiplexed bus timings	170
Table 80.	CLKOUT and READY timings	176
Table 81.	External bus arbitration timings	178
Table 82.	SSC master mode timings	180
Table 83.	SSC slave mode timings	181
Table 84.	Order codes	186
Table 85.	Document revision history	187

List of figures

Figure 1.	Logic symbol	14
Figure 2.	Pin configuration (top view)	15
Figure 3.	Block diagram	23
Figure 4.	ST10F272 on-chip memory mapping (ROMEN=1 / XADRS = 800Bh - Reset value).	27
Figure 5.	Flash structure	28
Figure 6.	CPU block diagram (MAC Unit not included)	50
Figure 7.	MAC unit architecture	51
Figure 8.	X-Interrupt basic structure	59
Figure 9.	Block diagram of GPT1.	64
Figure 10.	Block diagram of GPT2.	66
Figure 11.	Block diagram of PWM module	67
Figure 12.	Connection to single CAN bus via separate CAN transceivers	80
Figure 13.	Connection to single CAN bus via common CAN transceivers.	80
Figure 14.	Connection to two different CAN buses (e.g. for gateway application).	81
Figure 15.	Connection to one CAN bus with internal Parallel Mode enabled	81
Figure 16.	Asynchronous power-on RESET (EA = 1)	87
Figure 17.	Asynchronous power-on RESET (EA = 0)	88
Figure 18.	Asynchronous hardware RESET (EA = 1)	89
Figure 19.	Asynchronous hardware RESET (EA = 0)	90
Figure 20.	Synchronous short / long hardware RESET (EA = 1)	93
Figure 21.	Synchronous short / long hardware RESET (EA = 0)	94
Figure 22.	Synchronous long hardware RESET (EA = 1)	95
Figure 23.	Synchronous long hardware RESET (EA = 0)	96
Figure 24.	SW / WDT unidirectional RESET (EA = 1)	97
Figure 25.	SW / WDT unidirectional RESET (EA = 0)	98
Figure 26.	SW / WDT bidirectional RESET (EA=1)	100
Figure 27.	SW / WDT bidirectional RESET (EA = 0)	101
Figure 28.	SW / WDT bidirectional RESET (EA=0) followed by a HW RESET	102
Figure 29.	Minimum external reset circuitry	103
Figure 30.	System reset circuit	104
Figure 31.	Internal (simplified) reset circuitry	104
Figure 32.	Example of software or watchdog bidirectional reset (EA = 1)	105
Figure 33.	Example of software or watchdog bidirectional reset (EA = 0)	106
Figure 34.	PORT0 bits latched into the different registers after reset	109
Figure 35.	External RC circuitry on RPD pin	111
Figure 36.	Port2 test mode structure	137
Figure 37.	Supply current versus the operating frequency (RUN and IDLE modes)	138
Figure 38.	A/D conversion characteristic	144
Figure 39.	A/D converter input pins scheme	145
Figure 40.	Charge sharing timing diagram during sampling phase	146
Figure 41.	Anti-aliasing filter and conversion rate	148
Figure 42.	Input / output waveforms	151
Figure 43.	Float waveforms	151
Figure 44.	Generation mechanisms for the CPU clock	152
Figure 45.	ST10F272 PLL jitter	158
Figure 46.	Crystal oscillator and resonator connection diagram	159
Figure 47.	32kHz crystal oscillator connection diagram.	161
Figure 48.	External clock drive XTAL1.	162

Figure 49.	External memory cycle: Multiplexed bus, with/without read/write delay, normal ALE. . . .	166
Figure 50.	External memory cycle: Multiplexed bus, with/without read/write delay, extended ALE. .	167
Figure 51.	External memory cycle: Multiplexed bus, with/without r/w delay, normal ALE, r/w CS. . .	168
Figure 52.	External memory cycle: Multiplexed bus, with/without r/w delay, extended ALE, r/w CS.	169
Figure 53.	External memory cycle: Demultiplexed bus, with/without r/w delay, normal ALE.	172
Figure 54.	External memory cycle: Demultiplexed bus, with/without r/w delay, extended ALE.	173
Figure 55.	External memory cycle: Demultipl. bus, with/without r/w delay, normal ALE, r/w CS. . . .	174
Figure 56.	External memory cycle: Demultiplexed bus, without r/w delay, extended ALE, r/w CS . .	175
Figure 57.	CLKOUT and READY.	177
Figure 58.	External bus arbitration (releasing the bus)	178
Figure 59.	External bus arbitration (regaining the bus)	179
Figure 60.	SSC master timing	181
Figure 61.	SSC slave timing	182
Figure 62.	PQFP144 mechanical data and package dimension	184
Figure 63.	LQFP144 mechanical data and package dimension	185

1 Introduction

1.1 Description

The ST10F272B / E device is a STMicroelectronics ST10 family of 16-bit single-chip CMOS microcontrollers.

The ST10F272B / E combines high CPU performance (up to 20 million instructions per second) with high peripheral functionality and enhanced I/O capabilities. It also provides on-chip high-speed single voltage Flash memory, on-chip high-speed RAM, and clock generation via PLL.

The ST10F272B / E is processed in 0.18mm CMOS technology. The part is supplied with a single 5 V supply and I/Os work at 5 V.

1.2 Special characteristics

The ST10F272B and ST10F272E devices are derivatives of the STMicroelectronics ST10 family of 16-bit single-chip CMOS microcontrollers.

These two derivatives slightly differ on the available RAM size and Analog Channel Input number. These points will be highlighted in the corresponding chapters.

For all information that is common to the 2 derivatives, the generic ST10F272 name is used.

The ST10F272 combines high CPU performance (up to 32 million instructions per second) with high peripheral functionality and enhanced I/O capabilities. It also provides on-chip high-speed single voltage Flash memory, on-chip high-speed RAM, and clock generation via PLL.

ST10F272 is processed in 0.18mm CMOS technology. The MCU core and the logic is supplied with a 5V to 1.8V on-chip voltage regulator. The part is supplied with a single 5V supply and I/Os work at 5V.

The device is upward compatible with the ST10F269 device, with the following set of differences:

Flash control interface is now based on STMicroelectronics third generation of stand-alone Flash memories (M29F400 series), with an embedded Program/Erase Controller. This completely frees up the CPU during programming or erasing the Flash.

Only one supply pin (ex DC1 in ST10F269, renamed into V18) on the QFP144 package is used for decoupling the internally generated 1.8V core logic supply. Do not connect this pin to 5.0V external supply. Instead, this pin should be connected to a decoupling capacitor (ceramic type, typical value 10nF, maximum value 100nF).

The AC and DC parameters are modified due to a difference in the maximum CPU frequency.

A new VDD pin replaces DC2 of ST10F269.

EA pin assumes a new alternate functionality: it is also used to provide a dedicated power supply (see VSTBY) to maintain biased a portion of the XRAM (16Kbytes) when the main Power Supply of the device (VDD and consequently the internally generated V18) is turned off for low power mode, allowing data retention. VSTBY voltage shall be in the range 4.5-5.5 Volt, and a dedicated embedded low power voltage regulator is in charge to provide the

1.8V for the RAM, the low-voltage section of the 32kHz oscillator and the Real Time Clock module when not disabled. It is allowed to exceed the upper limit up to 6V for a very short period of time during the global life of the device, and exceed the lower limit down to 4V when RTC and 32kHz on-chip oscillator are not used.

A second SSC mapped on the XBUS is added (SSC of ST10F269 becomes here SSC0, while the new one is referred as XSSC or simply SSC1). Note that some restrictions and functional differences due to the XBUS peculiarities are present between the classic SSC, and the new XSSC.

A second ASC mapped on the XBUS is added (ASC0 of ST10F269 remains ASC0, while the new one is referred as XASC or simply as ASC1). Note that some restrictions and functional differences due to the XBUS peculiarities are present between the classic ASC, and the new XASC.

A second PWM mapped on the XBUS is added (PWM of ST10F269 becomes here PWM0, while the new one is referred as XPWM or simply as PWM1). Note that some restrictions and functional differences due to the XBUS peculiarities are present between the classic PWM, and the new XPWM.

An I2C interface on the XBUS is added (see X-I2C or simply I2C interface).

CLKOUT function can output either the CPU clock (like in ST10F269) or a software programmable prescaled value of the CPU clock.

On-chip RAM memory has been increased (Flash size remained the same).

PLL multiplication factors have been adapted to new frequency range.

A/D Converter is not fully compatible versus ST10F269 (timing and programming model). Formula for the conversion time is still valid, while the sampling phase programming model is different.

Besides, additional 8 channels are available on P1L pins as alternate function: the accuracy reachable with these extra channels is reduced with respect to the standard Port5 channels.

External Memory bus is affected by limitations on maximum speed and maximum capacitance load: ST10F272 is not able to address an external memory at 64MHz with 0 wait states.

XPERCON register bit mapping modified according to new peripherals implementation (not fully compatible with ST10F269).

Bondout chip for emulation (ST10R201) cannot achieve more than 50MHz at room temperature (so no real time emulation possible at maximum speed).

Input section characteristics are different. The threshold programmability is extended to all port pins (additional XPICON register); it is possible to select standard TTL (with up to 400mV of hysteresis) and standard CMOS (with up to 750mV of hysteresis).

Output transition is not programmable.

CAN module is enhanced: ST10F272 implements two C-CAN modules, so the programming model is slightly different. Besides, the possibility to map in parallel the two CAN modules is added (on P4.5/P4.6).


On-chip main oscillator input frequency range has been reshaped, reducing it from 1-25MHz down to 4-8MHz. This is a low power oscillator amplifier, that allows a power consumption reduction when Real Time Clock is running in Power Down mode, using as reference the on-chip main oscillator clock. When this on-chip amplifier is used as reference for Real Time

Clock module, the Power-down consumption is dominated by the consumption of the oscillator amplifier itself.

A second on-chip oscillator amplifier circuit (32kHz) is implemented for low power modes: it can be used to provide the reference to the Real Time Clock counter (either in Power Down or Stand-by mode). Pin XTAL3 and XTAL4 replace a couple of VDD/VSS pins of ST10F269.

Possibility to re-program internal XBUS chip select window characteristics (XRAM2 window) is added.

Figure 1. Logic symbol



2 Pin data

Figure 2. Pin configuration (top view)




Table 1. Pin description

Symbol	Pin	Type	Function		
P6.0 - P6.7	1 - 8	I/O	8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 6 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 6 is selectable (TTL or CMOS). The following Port 6 pins have alternate functions:		
	1	O	P6.0	$\overline{CS0}$	Chip select 0 output

	5	O	P6.4	$\overline{CS4}$	Chip select 4 output
	6	I	P6.5	\overline{HOLD}	External master hold request input
		I/O		SCLK1	SSC1: master clock output / slave clock input
	7	O	P6.6	\overline{HLDA}	Hold acknowledge output
		I/O		MTSR1	SSC1: master-transmitter / slave-receiver O/I
	8	O	P6.7	\overline{BREQ}	Bus request output
I/O			MRST1	SSC1: master-receiver / slave-transmitter I/O	
P8.0 - P8.7	9-16	I/O	8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 8 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or CMOS). The following Port 8 pins have alternate functions:		
	9	I/O	P8.0	CC16IO	CAPCOM2: CC16 capture input / compare output
		O		XPWM0	PWM1: channel 0 output

	12	I/O	P8.3	CC19IO	CAPCOM2: CC19 capture input / compare output
		O		XPWM0	PWM1: channel 3 output
	13	I/O	P8.4	CC20IO	CAPCOM2: CC20 capture input / compare output
	14	I/O	P8.5	CC21IO	CAPCOM2: CC21 capture input / compare output
	15	I/O	P8.6	CC22IO	CAPCOM2: CC22 capture input / compare output
		I/O		RxD1	ASC1: Data input (Asynchronous) or I/O (Synchronous)
	16	I/O	P8.7	CC23IO	CAPCOM2: CC23 capture input / compare output
O			TxD1	ASC1: Clock / Data output (Asynchronous/Synchronous)	

Table 1. Pin description (continued)

Symbol	Pin	Type	Function		
P7.0 - P7.7	19-26	I/O	8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 7 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 7 is selectable (TTL or CMOS). The following Port 7 pins have alternate functions:		
	19	O	P7.0	POUT0	PWM0: channel 0 output

	22	O	P7.3	POUT3	PWM0: channel 3 output
	23	I/O	P7.4	CC28IO	CAPCOM2: CC28 capture input / compare output

P5.0 - P5.9 P5.10 - P5.15	27-36 39-44	I I	16-bit input-only port with Schmitt-Trigger characteristics. The pins of Port 5 can be the analog input channels (up to 16) for the A/D converter, where P5.x equals ANx (Analog input channel x), or they are timer inputs. The input threshold of Port 5 is selectable (TTL or CMOS). The following Port 5 pins have alternate functions:		
	39	I	P5.10	T6EUD	GPT2: timer T6 external up/down control input
	40	I	P5.11	T5EUD	GPT2: timer T5 external up/down control input
	41	I	P5.12	T6IN	GPT2: timer T6 count input
	42	I	P5.13	T5IN	GPT2: timer T5 count input
	43	I	P5.14	T4EUD	GPT1: timer T4 external up/down control input
P2.0 - P2.7 P2.8 - P2.15	47-54 57-64	I/O	16-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 2 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or CMOS). The following Port 2 pins have alternate functions:		
	47	I/O	P2.0	CC0IO	CAPCOM: CC0 capture input/compare output

	54	I/O	P2.7	CC7IO	CAPCOM: CC7 capture input/compare output
	57	I/O	P2.8	CC8IO	CAPCOM: CC8 capture input/compare output
		I		EX0IN	Fast external interrupt 0 input

	64	I/O	P2.15	CC15IO	CAPCOM: CC15 capture input/compare output
		I		EX7IN	Fast external interrupt 7 input
	I		T7IN	CAPCOM2: timer T7 count input	

Table 1. Pin description (continued)

Symbol	Pin	Type	Function		
P3.0 - P3.5 P3.6 - P3.13, P3.15	65-70, 73-80, 81	I/O I/O I/O	15-bit (P3.14 is missing) bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 3 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or CMOS). The following Port 3 pins have alternate functions:		
	65	I	P3.0	T0IN	CAPCOM1: timer T0 count input
	66	O	P3.1	T6OUT	GPT2: timer T6 toggle latch output
	67	I	P3.2	CAPIN	GPT2: register CAPREL capture input
	68	O	P3.3	T3OUT	GPT1: timer T3 toggle latch output
	69	I	P3.4	T3EUD	GPT1: timer T3 external up/down control input
	70	I	P3.5	T4IN	GPT1; timer T4 input for count/gate/reload/capture
	73	I	P3.6	T3IN	GPT1: timer T3 count/gate input
	74	I	P3.7	T2IN	GPT1: timer T2 input for count/gate/reload / capture
	75	I/O	P3.8	MRST0	SSC0: master-receiver/slave-transmitter I/O
	76	I/O	P3.9	MTSR0	SSC0: master-transmitter/slave-receiver O/I
	77	O	P3.10	TxD0	ASC0: clock / data output (asynchronous/synchronous)
	78	I/O	P3.11	RxD0	ASC0: data input (asynchronous) or I/O (synchronous)
	79	O	P3.12	$\overline{\text{BHE}}$	External memory high byte enable signal
				$\overline{\text{WRH}}$	External memory high byte write strobe
	80	I/O	P3.13	SCLK0	SSC0: master clock output / slave clock input
81	O	P3.15	CLKOUT	System clock output (programmable divider on CPU clock)	

Table 1. Pin description (continued)

Symbol	Pin	Type	Function			
P4.0 –P4.7	85-92	I/O	Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. The input threshold is selectable (TTL or CMOS). Port 4.4, 4.5, 4.6 and 4.7 outputs can be configured as push-pull or open drain drivers. In case of an external bus configuration, Port 4 can be used to output the segment address lines:			
	85	O	P4.0	A16	Segment address line	
	86	O	P4.1	A17	Segment address line	
	87	O	P4.2	A18	Segment address line	
	88	O	P4.3	A19	Segment address line	
	89	I/O	P4.4	O	A20	Segment address line
				I	CAN2_RxD	CAN2: receive data input
				I/O	SCL	I ² C Interface: serial clock
	90	I	P4.5	O	A21	Segment address line
				I	CAN1_RxD	CAN1: receive data input
				I	CAN2_RxD	CAN2: receive data input
	91	O	P4.6	O	A22	Segment address line
				O	CAN1_TxD	CAN1: transmit data output
				O	CAN2_TxD	CAN2: transmit data output
	92	I/O	P4.7	O	A23	Most significant segment address line
O				CAN2_TxD	CAN2: transmit data output	
I/O				SDA	I ² C Interface: serial data	
\overline{RD}	95	O	External memory read strobe. \overline{RD} is activated for every external instruction or data read access.			
$\overline{WR/WRL}$	96	O	External memory write strobe. In \overline{WR} -mode this pin is activated for every external data write access. In \overline{WRL} mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in the SYSCON register for mode selection.			
$\overline{READY}/$ READY	97	I	Ready input. The active level is programmable. When the ready function is enabled, the selected inactive level at this pin, during an external memory access, will force the insertion of waitstate cycles until the pin returns to the selected active level.			
ALE	98	O	Address latch enable output. In case of use of external addressing or of multiplexed mode, this signal is the latch command of the address lines.			

Table 1. Pin description (continued)

Symbol	Pin	Type	Function																		
\overline{EA} / V_{STBY}	99	I	<p>External access enable pin.</p> <p>A low level applied to this pin during and after Reset forces the ST10F272 to start the program from the external memory space. A high level forces ST10F272 to start in the internal memory space. This pin is also used (when Stand-by mode is entered, that is ST10F272 under reset and main V_{DD} turned off) to bias the 32 kHz oscillator amplifier circuit and to provide a reference voltage for the low-power embedded voltage regulator which generates the internal 1.8V supply for the RTC module (when not disabled) and to retain data inside the Stand-by portion of the XRAM (16Kbyte).</p> <p>It can range from 4.5 to 5.5V (6V for a reduced amount of time during the device life, 4.0V when RTC and 32 kHz on-chip oscillator amplifier are turned off). In running mode, this pin can be tied low during reset without affecting 32 kHz oscillator, RTC and XRAM activities, since the presence of a stable V_{DD} guarantees the proper biasing of all those modules.</p>																		
P0L.0 -P0L.7, P0H.0 P0H.1 - P0H.7	100-107, 108, 111-117	I/O	<p>Two 8-bit bidirectional I/O ports P0L and P0H, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. The input threshold of Port 0 is selectable (TTL or CMOS).</p> <p>In case of an external bus configuration, PORT0 serves as the address (A) and as the address / data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes.</p> <p>Demultiplexed bus modes</p> <table border="0"> <tr> <td>Data path width</td> <td>8-bit</td> <td>16-bit</td> </tr> <tr> <td>P0L.0 – P0L.7:</td> <td>D0 – D7</td> <td>D0 - D7</td> </tr> <tr> <td>P0H.0 – P0H.7:</td> <td>I/O</td> <td>D8 - D15</td> </tr> </table> <p>Multiplexed bus modes</p> <table border="0"> <tr> <td>Data path width</td> <td>8-bit</td> <td>16-bit</td> </tr> <tr> <td>P0L.0 – P0L.7:</td> <td>AD0 – AD7</td> <td>AD0 - AD7</td> </tr> <tr> <td>P0H.0 – P0H.7:</td> <td>A8 – A15</td> <td>AD8 - AD15</td> </tr> </table>	Data path width	8-bit	16-bit	P0L.0 – P0L.7:	D0 – D7	D0 - D7	P0H.0 – P0H.7:	I/O	D8 - D15	Data path width	8-bit	16-bit	P0L.0 – P0L.7:	AD0 – AD7	AD0 - AD7	P0H.0 – P0H.7:	A8 – A15	AD8 - AD15
Data path width	8-bit	16-bit																			
P0L.0 – P0L.7:	D0 – D7	D0 - D7																			
P0H.0 – P0H.7:	I/O	D8 - D15																			
Data path width	8-bit	16-bit																			
P0L.0 – P0L.7:	AD0 – AD7	AD0 - AD7																			
P0H.0 – P0H.7:	A8 – A15	AD8 - AD15																			

Table 1. Pin description (continued)

Symbol	Pin	Type	Function		
P1L.0 - P1L.7 P1H.0 - P1H.7	118-125 128-135	I/O	Two 8-bit bidirectional I/O ports P1L and P1H, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes: if at least BUSCONx is configured such the demultiplexed mode is selected, the pins of PORT1 are not available for general purpose I/O function. The input threshold of Port 1 is selectable (TTL or CMOS). Only for the ST10F272E – The pins of P1L also serve as the additional (up to 8) analog input channels for the A/D converter, where P1L.x equals ANy (Analog input channel y, where y = x + 16). This additional function have higher priority on demultiplexed bus function. The following PORT1 pins have alternate functions:		
	132	I	P1H.4	CC24IO	CAPCOM2: CC24 capture input
	133	I	P1H.5	CC25IO	CAPCOM2: CC25 capture input
	134	I	P1H.6	CC26IO	CAPCOM2: CC26 capture input
	135	I	P1H.7	CC27IO	CAPCOM2: CC27 capture input
XTAL1	138	I	XTAL1	Main oscillator amplifier circuit and/or external clock input.	
XTAL2	137	O	XTAL2	Main oscillator amplifier circuit output.	
			To clock the device from an external source, drive XTAL1 while leaving XTAL2 unconnected. Minimum and maximum high / low and rise / fall times specified in the AC Characteristics must be observed.		
XTAL3	143	I	XTAL3	32 kHz oscillator amplifier circuit input	
XTAL4	144	O	XTAL4	32 kHz oscillator amplifier circuit output	
			When 32 kHz oscillator amplifier is not used, to avoid spurious consumption, XTAL3 shall be tied to ground while XTAL4 shall be left open. Besides, bit OFF32 in RTCCON register shall be set. 32 kHz oscillator can only be driven by an external crystal, and not by a different clock source.		
$\overline{\text{RSTIN}}$	140	I	Reset Input with CMOS Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the ST10F272. An internal pull-up resistor permits power-on reset using only a capacitor connected to V _{SS} . In bidirectional reset mode (enabled by setting bit BDRSTEN in SYSCON register), the $\overline{\text{RSTIN}}$ line is pulled low for the duration of the internal reset sequence.		
$\overline{\text{RSTOUT}}$	141	O	Internal Reset Indication Output. This pin is driven to a low level during hardware, software or watchdog timer reset. $\overline{\text{RSTOUT}}$ remains low until the EINIT (end of initialization) instruction is executed.		
$\overline{\text{NMI}}$	142	I	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. If bit PWDCFG = '0' in SYSCON register, when the PWRDN (power down) instruction is executed, the $\overline{\text{NMI}}$ pin must be low in order to force the ST10F272 to go into power down mode. If $\overline{\text{NMI}}$ is high and PWDCFG = '0', when PWRDN is executed, the part will continue to run in normal mode. If not used, pin $\overline{\text{NMI}}$ should be pulled high externally.		
V _{AREF}	37	-	A/D converter reference voltage and analog supply		
V _{AGND}	38	-	A/D converter reference and analog ground		


Table 1. Pin description (continued)

Symbol	Pin	Type	Function
RPD	84	-	Timing pin for the return from interruptible power down mode and synchronous / asynchronous reset selection.
V_{DD}	17, 46, 72,82,93 , 109, 126, 136	-	Digital supply voltage = + 5V during normal operation, idle and power down modes. It can be turned off when Stand-by RAM mode is selected.
V_{SS}	18,45, 55,71, 83,94, 110, 127, 139	-	Digital ground
V_{18}	56	-	1.8V decoupling pin: a decoupling capacitor (typical value of 10nF, max 100nF) must be connected between this pin and nearest V_{SS} pin.

3 Functional description

The architecture of the ST10F272 combines advantages of both RISC and CISC processors and an advanced peripheral subsystem. The block diagram gives an overview of the different on-chip components and the high bandwidth internal bus structure of the ST10F272.

Figure 3. Block diagram



4 Memory organization

The memory space of the ST10F272 is configured in a unified memory architecture. Code memory, data memory, registers and I/O ports are organized within the same linear address space of 16M Bytes. The entire memory space can be accessed Byte wise or Word wise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

IFLASH: 256K Bytes of on-chip Flash memory. It is divided in 8 blocks (B0F0...B0F7) that constitute the Bank 0. When Bootstrap mode is selected, the Test-Flash Block B0TF (8Kbyte) appears at address 00'0000h: refer to [Section 5: Internal Flash memory](#) for more details on memory mapping in boot mode. The summary of address range for IFLASH is the following:

Table 2. Summary of IFLASH address range

Blocks	User Mode	Size
B0TF	Not visible	8K
B0F0	00'0000h - 00'1FFFh	8K
B0F1	00'2000h - 00'3FFFh	8K
B0F2	00'4000h - 00'5FFFh	8K
B0F3	00'6000h - 00'7FFFh	8K
B0F4	01'8000h - 01'FFFFh	32K
B0F5	02'0000h - 02'FFFFh	64K
B0F6	03'0000h - 03'FFFFh	64K
B0F7	04'0000h - 04'FFFFh	64K

IRAM: 2K Bytes of on-chip internal RAM (dual-port) is provided as a storage for data, system stack, general purpose register banks and code. A register bank is 16 Wordwide (R0 to R15) and / or Byte-wide (RL0, RH0, ..., RL7, RH7) general purpose registers group.

XRAM: 8K/16K+2K Bytes of on-chip extension RAM (single port XRAM) is provided as a storage for data, user stack and code.

The XRAM is divided into 2 areas, the first 2K Bytes named XRAM1 and the second 8K/16K Bytes named XRAM2, connected to the internal XBUS and are accessed like an external memory in 16-bit demultiplexed bus-mode without wait state or read/write delay (31.25ns access at 64MHz CPU clock). Byte and Word accesses are allowed.

The XRAM1 address range is 00'E000h - 00'E7FFh if XPEN (bit 2 of SYSCON register), and XRAM1EN (bit 2 of XPERCON register) are set. If XRAM1EN or XPEN is cleared, then any access in the address range 00'E000h - 00'E7FFh will be directed to external memory interface, using the BUSCONx register corresponding to address matching ADDRSELx register.

The XRAM2 address range is the one selected programming XADRS3 register, if XPEN (bit 2 of SYSCON register), and XRAM2EN (bit 3 of XPERCON register) are set. If bit XPEN is cleared, then any access in the address range programmed for XRAM2 will be directed to

external memory interface, using the BUSCONx register corresponding to address matching ADDRSELx register.

After reset the XRAM2 is mapped from address 09'0000h.

XRAM2 represents also the Stand-by RAM, which can be maintained biased through EA / VSTBY pin when main supply VDD is turned off.

As the XRAM appears like external memory, it cannot be used as system stack or as register banks. The XRAM is not provided for single bit storage and therefore is not bit addressable.

ST10F272B XRAM: 8K+2K Bytes of XRAM.

The XRAM1 (2K Bytes) address range is 00'E000h - 00'E7FFh if enabled.

The XRAM2 (8K Bytes) address range is after reset 09'0000h - 09'1FFFh and is mirrored every 16KByte boundary.

ST10F272E XRAM: 16K+2K Bytes of XRAM

The XRAM1 (2K Bytes) address range is 00'E000h - 00'E7FFh if enabled.

The XRAM2 (16K Bytes) address range is after reset 09'0000h - 09'3FFFh and is mirrored every 16KByte boundary.

SFR/ESFR: 1024 Bytes (2 x 512 Bytes) of address space is reserved for the special function register areas. SFRs are Wordwide registers which are used to control and to monitor the function of the different on-chip units.

CAN1: Address range 00'EF00h - 00'EFFh is reserved for the CAN1 Module access. The CAN1 is enabled by setting XPEN bit 2 of the SYSCON register and by setting CAN1EN bit 0 of the XPERCON register. Accesses to the CAN Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two wait states give an access time of 62.5ns at 64MHz CPU clock. No tri-state wait states are used.

CAN2: Address range 00'EE00h - 00'EEFFh is reserved for the CAN2 Module access. The CAN2 is enabled by setting XPEN bit 2 of the SYSCON register and by setting CAN2EN bit 1 of the new XPERCON register. Accesses to the CAN Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two wait states give an access time of 62.5ns at 64MHz CPU clock. No tri-state wait states are used.

If one or the two CAN modules are used, Port 4 cannot be programmed to output all 8 segment address lines. Thus, only 4 segment address lines can be used, reducing the external memory space to 5M Bytes (1M Byte per CS line).

RTC: Address range 00'ED00h - 00'EDFFh is reserved for the RTC Module access. The RTC is enabled by setting XPEN bit 2 of the SYSCON register and bit 4 of the XPERCON register. Accesses to the RTC Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 62.5ns at 64MHz CPU clock. No tristate waitstate is used.

PWM1: Address range 00'EC00h - 00'ECFFh is reserved for the PWM1 Module access. The PWM1 is enabled by setting XPEN bit 2 of the SYSCON register and bit 6 of the XPERCON register. Accesses to the PWM1 Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 62.5ns at 64MHz CPU clock. No tristate waitstate is used. Only word access is allowed.