

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









LH28F640BFHE-PTTL70A

Flash Memory 64Mbit (4Mbitx16)

(Model Number: LHF64FG7)

Spec. Issue Date: September 2, 2004 Spec No: EL165127A



SPEC No.	EL	165	127A
ISSUE:	Sep.	2,	2004

SPECIFICATIONS

Product Type 64 M b i t Flash Memory

L H 2 8 F 6 4 0 B F H E — P T T L 7 0 A

If you have any objections, please contact us before issuing purchasing order.

- * This specifications contains 42 pages including the cover and appendix.
- * Refer to LH28F640BF Series Appendix (FUM00701).

CUSTOMERS ACCEPTANCE

DATE:
BY:

PRESENTED

YIHOTTA
Dept. General Manager

REVIEWED BY:

PREPARED BY:

. Jasiekoum

Product Development Dept. I System-Flash Division Integrated Circuits Group SHARP CORPORATION

SHARP

LHF64FG7

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.





CONTENTS

PAGE	PAGE
48-Lead TSOP Pinout	Extended Status Register Definition
Pin Descriptions	Partition Configuration Register Definition 16
Simultaneous Operation Modes Allowed with Four Planes	Partition Configuration
Allowed with Four Flaties	1 Electrical Specifications
Memory Map 6	1.1 Absolute Maximum Ratings 17
Identifier Codes and OTP Address	<i>G</i>
for Read Operation	1.2 Operating Conditions
Identifier Codes and OTP Address for	1.2.1 Capacitance 18
Read Operation on Partition Configuration 7	1.2.2 AC Input/Output Test Conditions 18
OTP Block Address Map for OTP Program 8	1 1
	1.2.3 DC Characteristics
Bus Operation	1.2.4 AC Characteristics
Command Definitions	- Read-Only Operations 21
Functions of Block Lock and Block Lock-Down 12	1.2.5 AC Characteristics
Tunctions of Block Lock and Block Lock-Down 12	- Write Operations
Block Locking State Transitions upon	
Command Write	1.2.6 Reset Operations
Block Locking State Transitions upon	1.2.7 Block Erase, Full Chip Erase,
WP# Transition	(Page Buffer) Program and
	OTP Program Performance
Status Register Definition	2 Related Document Information
	3 Package and packing specification

SHARP

LHF64FG7 2

LH28F640BFHE-PTTL70A 64Mbit (4Mbit×16) Page Mode Dual Work Flash MEMORY

- 64M density with 16Bit I/O Interface
- High Performance Reads
 - 70/30ns 8-Word Page Mode
- Configurative 4-Plane Dual Work
 - Flexible Partitioning
 - Read operations during Block Erase or (Page Buffer) Program
 - Status Register for Each Partition
- Low Power Operation
 - 2.7V Read and Write Operations
 - \bullet V_{CCQ} for Input/Output Power Supply Isolation
 - • Automatic Power Savings Mode Reduces I_{CCR} in Static Mode
- Enhanced Code + Data Storage
 - 5µs Typical Erase/Program Suspends
- OTP (One Time Program) Block
 - 4-Word Factory-Programmed Area
 - 4-Word User-Programmable Area
- High Performance Program with Page Buffer
 - 16-Word Page Buffer
 - 5µs/Word (Typ.) at 9.5V V_{PP}
- Operating Temperature -40°C to +85°C
- CMOS Process (P-type silicon substrate)

- Flexible Blocking Architecture
 - Eight 4K-word Parameter Blocks
 - One-hundred and twenty-seven 32K-word Main Blocks
 - Top Parameter Location
- Enhanced Data Protection Features
 - Individual Block Lock and Block Lock-Down with Zero-Latency
 - All blocks are locked at power-up or device reset.
 - Absolute Protection with V_{PP}≤V_{PPLK}
 - Block Erase, Full Chip Erase, (Page Buffer) Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
 - 3.0V Low-Power 11µs/Word (Typ.) Programming
 - 9.5V No Glue Logic 9μs/Word (Typ.) Production Programming and 0.5s Erase (Typ.)
- Cross-Compatible Command Support
 - Basic Command Set
 - Common Flash Interface (CFI)
- Extended Cycling Capability
 - Minimum 100,000 Block Erase Cycles
- 48-Lead TSOP
- ETOX^{TM*} Flash Technology
- Not designed or rated as radiation hardened

The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at V_{CC} =2.7V-3.6V and V_{PP} =1.65V-3.6V or 9.0V-10.0V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

* ETOX is a trademark of Intel Corporation.






Figure 1. 48-Lead TSOP (Normal Bend) Pinout



Table 1. Pin Descriptions

Symbol	Type	Name and Function
A ₀ -A ₂₁	INPUT	ADDRESS INPUTS: Inputs for addresses. 64M: A ₀ -A ₂₁
DQ ₀ -DQ ₁₅	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high (V_{IH}) deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low (V_{IL}) , RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#	INPUT	WRITE PROTECT: When WP# is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP# is V_{IH} , lock-down is disabled.
$ m V_{pp}$	INPUT/SUPPLY	MONITORING POWER SUPPLY VOLTAGE: V_{PP} is not used for power supply pin. With $V_{PP} \le V_{PPLK}$, block erase, full chip erase, (page buffer) program or OTP program cannot be executed and should not be attempted. Applying 9.5V±0.5V to V_{PP} provides fast erasing or fast programming mode. In this mode, V_{PP} is power supply pin. Applying 9.5V±0.5V to V_{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V_{PP} may be connected to 9.5V±0.5V for a total of 80 hours maximum. Use of this pin at 9.5V beyond these limits may reduce block cycling capability or cause permanent damage.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \le V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.
V _{CCQ}	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/output pins.
GND	SUPPLY	GROUND: Do not float any ground pins.





THEN THE MODES ALLOWED IN THE OTHER PARTITION IS: IF ONE Page Block Read Read Read Read Word OTP Block Full Chip | Program PARTITION IS: Buffer Erase ID/OTP Query Program Program Erase Erase Suspend Array Status Program Suspend X Read Array X X X X Read ID/OTP X X X \mathbf{X} X X X X X X X X X Read Status X X X X X X X \mathbf{X} X X X X X X X Read Query X X X X X Word Program Page Buffer X X X X X Program **OTP Program** X **Block Erase** X X X \mathbf{X} Full Chip Erase X Program X \mathbf{X} X X X Suspend **Block Erase**

Table 2. Simultaneous Operation Modes Allowed with Four Planes^(1, 2)

NOTES:

Suspend

1. "X" denotes the operation available.

X

2. Configurative Partition Dual Work Restrictions:

X

X

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing.

X

X

Commands must be written to an address within the block targeted by that command.

X

X



BLOCK NUMBER ADDRESS RANGE 3FF000H - 3FFFFFH 4K-WORD 134 3FE000H - 3FEFFFH 133 4K-WORD 3FD000H - 3FDFFFH 132 4K-WORD 3FC000H - 3FCFFFH 4K-WORD 131 4K-WORD 3FB000H - 3FBFFFH 130 3FA000H - 3FAFFFH 4K-WORD 129 BLOCK NUMBER ADDRESS RANGE 3F9000H - 3F9FFFH 4K-WORD 128 1F8000H - 1FFFFFH 4K-WORD 3F8000H - 3F8FFFH 32K-WORD 127 1F0000H - 1F7FFFH 3F0000H - 3F7FFFH 32K-WORD 32K-WORD 62 126 3E8000H - 3EFFFFH 1E8000H - 1EFFFFH 125 32K-WORD 61 32K-WORD 3E0000H - 3E7FFFH 1E0000H - 1E7FFFH 124 32K-WORD 60 32K-WORD PLANE 1D8000H - 1DFFFFH 3D8000H - 3DFFFFH 123 32K-WORD 59 32K-WORD 1D0000H - 1D7FFFH 32K-WORD 3D0000H - 3D7FFFH 58 32K-WORD 122 121 32K-WORD 3C8000H - 3CFFFFH 57 32K-WORD 1C8000H - 1CFFFFH 120 32K-WORD 3C0000H - 3C7FFFH 32K-WORD 1C0000H - 1C7FFFH PARAMETER 32K-WORD 3B8000H - 3BFFFFH 55 32K-WORD 1B8000H - 1BFFFFH 119 PLANE 54 1B0000H - 1B7FFFH 3B0000H - 3B7FFFH 32K-WORD 32K-WORD 118 3A8000H - 3AFFFFH 53 1A8000H - 1AFFFFH 117 32K-WORD 32K-WORD 52 51 1A0000H - 1A7FFFH 3A0000H - 3A7FFFH 116 32K-WORD 32K-WORD 198000H - 19FFFFH 32K-WORD 398000H - 39FFFFH 32K-WORD 115 190000H - 197FFFH 114 32K-WORD 390000H - 397FFFH 50 32K-WORD (UNIFORM 388000H - 38FFFFH 49 188000H - 18FFFFH 113 32K-WORD 32K-WORD 180000H - 187FFFH 112 32K-WORD 380000H - 387FFFH 48 32K-WORD PLANE3 178000H - 17FFFFH 32K-WORD 378000H - 37FFFFH 47 32K-WORD 111 32K-WORD 370000H - 377FFFH 46 32K-WORD 170000H - 177FFFH 110 368000H - 36FFFFH 168000H - 16FFFFH 45 32K-WORD 109 32K-WORD 160000H - 167FFFH 108 32K-WORD 360000H - 367FFFH 44 32K-WORD ANE! 32K-WORD 358000H - 35FFFFH 43 32K-WORD 158000H - 15FFFFH 107 32K-WORD 350000H - 357FFFH 42 32K-WORD 150000H - 157FFFH 106 105 32K-WORD 348000H - 34FFFFH 41 32K-WORD 148000H - 14FFFFH PL 32K-WORD 340000H - 347FFFH 40 140000H - 147FFFH 104 32K-WORD 103 32K-WORD 338000H - 33FFFFH 39 32K-WORD 138000H - 13FFFFH 330000H - 337FFFH 130000H - 137FFFH 32K-WORD 38 102 32K-WORD 328000H - 32FFFFH 128000H - 12FFFFH 32K-WORD 101 37 32K-WORD 100 32K-WORD 320000H - 327FFFH 36 32K-WORD 120000H - 127FFFH 99 32K-WORD 318000H - 31FFFFH 35 32K-WORD 118000H - 11FFFFH 310000H - 317FFFH 34 110000H - 117FFFH 98 32K-WORD 32K-WORD 308000H - 30FFFFH 33 108000H - 10FFFFH 97 32K-WORD 32K-WORD 32 32K-WORD 300000H - 307FFFH 32K-WORD 100000H - 107FFFH 2F8000H - 2FFFFFH 32K-WORD OF8000H - OFFFFFH 95 31 32K-WORD 2F0000H - 2F7FFFH 0F0000H - 0F7FFFH 30 94 32K-WORD 32K-WORD 2E8000H - 2EFFFFH 93 32K-WORD 29 32K-WORD 0E8000H - 0EEEEH 92 32K-WORD 2E0000H - 2E7FFFH 28 32K-WORD 0E0000H - 0E7FFFH 91 32K-WORD 2D8000H - 2DFFFFH 27 32K-WORD 0D8000H - 0DFFFFH 2D0000H - 2D7FFFH 0D0000H - 0D7FFFH 90 32K-WORD 26 32K-WORD 2C8000H - 2CFFFFH 32K-WORD 25 32K-WORD 0C8000H - 0CFFFFH 2C0000H - 2C7FFFH 0C0000H - 0C7FFFH 88 32K-WORD 24 32K-WORD 2B8000H - 2BFFFFH 0B8000H - 0BFFFFH 32K-WORD 32K-WORD 87 22 21 2B0000H - 2B7FFFH 0B0000H - 0B7FFFH 86 32K-WORD PLANE 32K-WORD PLANE 2A8000H - 2AFFFFH 0A8000H - 0AFFFFH 85 32K-WORD 32K-WORD 32K-WORD 2A0000H - 2A7FFFH 20 32K-WORD 0A0000H - 0A7FFFH 84 298000H - 29FFFFH 19 32K-WORD 098000H - 09FFFFH 83 32K-WORD 290000H - 297FFFH 090000H - 097FFFH 82 32K-WORD 18 32K-WORD (UNIFORM (UNIFORM 288000H - 28FFFFH 17 32K-WORD 088000H - 08FFFFH 32K-WORD 81 280000H - 287FFFH 080000H - 087FFFH 16 32K-WORD 32K-WORD 80

278000H - 27FFFFH

270000H - 277FFFH

268000H - 26FFFFH

260000H - 267FFFH

258000H - 25FFFFH

250000H - 257FFFH

248000H - 24FFFFH

240000H - 247FFFH

238000H - 23FFFFH

230000H - 237FFFH

228000H - 22FFFFH

220000H - 227FFFH

218000H - 21FFFFH

210000H - 217FFFH

208000H - 20FFFFH

200000H - 207FFFH

79

78

77

76

75

74

73

72

71

70

69

68

67

66

65

64

PLANE2

32K-WORD

Figure 2.	Memory	Map ((Top	Parameter))

15

14

13

12

11

10

9

6

5

4

3

2

1

0

ANE

펍 8 32K-WORD

078000H - 07FFFFH

070000H - 077FFFH

068000H - 06FFFFH

060000H - 067FFFH

058000H - 05FFFFH

050000H - 057FFFH

048000H - 04FFFFH

040000H - 047FFFH

038000H - 03FFFFH

030000H - 037FFFH

028000H - 02FFFFH

020000H - 027FFFH

018000H - 01FFFFH

010000H - 017FFFH

008000H - 00FFFFH

000000H - 007FFFH

7

SHARP

	Code	Address [A ₁₅ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000Н	00B0H	1
Device Code	Top Parameter Device Code	0001H	00B2H	1, 2
Block Lock Configuration Code	Block is Unlocked		$DQ_0 = 0$	3
	Block is Locked	Block	$DQ_0 = 1$	3
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	3
	Block is Locked-Down		DQ ₁ = 1	3
Device Configuration Code	Partition Configuration Register	0006Н	PCRC	1, 4
OTP	OTP Lock	0080Н	OTP-LK	1, 5
	OTP	0081-0088H	ОТР	1.6

Table 3. Identifier Codes and OTP Address for Read Operation

NOTES:

- 1. The address A_{21} - A_{16} are shown in below table for reading the manufacturer code, device code, device configuration code and OTP data.
- 2. Top parameter device has its parameter blocks in the plane3 (The highest address).
- 3. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written. DQ₁₅-DQ₂ are reserved for future implementation.
- 4. PCRC=Partition Configuration Register Code.
- 5. OTP-LK=OTP Block Lock configuration.
- 6. OTP=OTP Block data.

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾ (64M-bit device)

Partition Configuration Register (2)			Address (64M-bit device)
PCR.10	PCR.9	PCR.8	$[A_{21}-A_{16}]$
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

- 1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).
- 2. Refer to Table 12 for the partition configuration register.






Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)



Mode	Notes	RST#	CE#	OE#	WE#	Address	V_{PP}	DQ ₀₋₁₅
Read Array	6	V_{IH}	V_{IL}	V_{IL}	V_{IH}	X	X	D _{OUT}
Output Disable		V_{IH}	V_{IL}	V_{IH}	V _{IH}	X	X	High Z
Standby		V _{IH}	V_{IH}	X	X	X	X	High Z
Reset	3	V_{IL}	X	X	X	X	X	High Z
Read Identifier Codes/OTP	6	V _{IH}	V_{IL}	V _{IL}	V _{IH}	See Table 3 and Table 4	X	See Table 3 and Table 4
Read Query	6,7	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Appendix	X	See Appendix
Write	4,5,6	V _{IH}	V_{IL}	V _{IH}	V _{IL}	X	X	D _{IN}

- 1. Refer to DC Characteristics. When $V_{PP} \le V_{PPLK}$, memory contents can be read, but cannot be altered. 2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or $V_{PPH1/2}$ for V_{PP} . See DC Characteristics for V_{PPLK} and V_{PPH1/2} voltages.

 3. RST# at GND±0.2V ensures the lowest power consumption.
- 4. Command writes involving block erase, full chip erase, (page buffer) program or OTP program are reliably executed when $V_{PP}=V_{PPH\,1/2}$ and $V_{CC}=2.7V-3.6V$. 5. Refer to Table 6 for valid D_{IN} during a write operation.
- 6. Never hold OE# low and WE# low at the same timing.
- 7. Refer to Appendix of LH28F640BF series for more information about query code.

SHARP

Second Bus Cycle Bus First Bus Cycle Command Cycles Notes Oper⁽¹⁾ Data⁽³⁾ $Addr^{(2)}$ Data Oper⁽¹⁾ $Addr^{(2)}$ Req'd Read Array Write PA FFH 1 Read Identifier Codes/OTP ≥ 2 4 Write 90H ID or OD PA Read IA or OA 4 ≥ 2 Write PA 98H Read OD Read Ouery QA Read Status Register 2 Write PA 70H Read PA SRD Write PA 50H Clear Status Register 1 2 Write **Block Erase** 5 BA20H Write BAD₀H 2 5.9 Write 30H Write X Full Chip Erase X D₀H **Program** 40H or 2 5.6 Write WA Write WA WD10H Page Buffer Program ≥4 5,7 Write WA E8H Write WA N-1 Block Erase and (Page Buffer) 1 8,9 Write PA B0H Program Suspend Block Erase and (Page Buffer) 1 8.9 Write D0H PA Program Resume 2 Write Set Block Lock Bit BA 60H Write BA 01H Clear Block Lock Bit 2 Write 60H Write BAD0H 10 BA Set Block Lock-down Bit 2 Write BA 60H Write BA 2FH 2 9 Write OA C₀H Write OA OD **OTP Program** Write **PCRC** 60H Write **PCRC** 04H Set Partition Configuration Register

Table 6. Command Definitions⁽¹¹⁾

- 1. Bus operations are defined in Table 5.
- 2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.
 - X=Any valid address within the device.
 - PA=Address within the selected partition.
 - IA=Identifier codes address (See Table 3 and Table 4).
 - QA=Query codes address. Refer to Appendix of LH28F640BF series for details.
 - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
 - WA=Address of memory location for the Program command or the first address for the Page Buffer Program command.
 - OA=Address of OTP block to be read or programmed (See Figure 3).
 - PCRC=Partition configuration register code presented on the address A₀-A₁₅.
- 3. ID=Data read from identifier codes. (See Table 3 and Table 4).
 - QD=Data read from query database. Refer to Appendix of LH28F640BF series for details.
 - SRD=Data read from status register. See Table 10 for a description of the status register bits.
 - WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
 - OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
 - N-1=N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{IH} .
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of



LHF64FG7 11

LH28F640BF series for details. 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next. 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended. 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is V_{IL}. When WP# is V_{IH}, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration. 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

SHARP

		(2)				
State	WP#	DQ ₁ ⁽¹⁾	$DQ_0^{(1)}$	State Name	Erase/Program Allowed (2)	
[000]	0	0	0	Unlocked	Yes	
$[001]^{(3)}$	0	0	1	Locked	No	
[011]	0	1	1	Locked-down	No	
[100]	1	0	0	Unlocked	Yes	
[101] ⁽³⁾	1	0	1	Locked	No	
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes	
[111]	1	1	1	Lock-down Disable	No	

Table 7. Functions of Block Lock⁽⁵⁾ and Block Lock-Down

NOTES:

- DQ₀=1: a block is locked; DQ₀=0: a block is unlocked.
 DQ₁=1: a block is locked-down; DQ₁=0: a block is not locked-down.
- 2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.
- 4. When WP# is driven to $V_{\rm IL}$ in [110] state, the state changes to [011] and the blocks are automatically locked.
- 5. OTP (One Time Program) block has the lock function which is different from those described above.

Current State				Result after Lock Command Written (Next State)				
State	WP#	DQ ₁	DQ_0	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾		
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾		
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾		
[111]	1	1	1	No Change	[110]	No Change		

Table 8. Block Locking State Transitions upon Command Write⁽⁴⁾

- 1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block (DQ $_0$ =0), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that WP# is not changed and fixed V_{IL} or V_{IH} .

SH	ARP
----	-----

Table 9.	Block I	Locking	State	Transitions	upon	WP#	Transition	l ⁽⁴⁾

Dunniana Ctata	Current State				Result after WP# Transition (Next State)		
Previous State	State	WP#	DQ ₁	DQ_0	WP#= $0 \rightarrow 1^{(1)}$	WP#=1 \rightarrow 0 ⁽¹⁾	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] ⁽²⁾	[011]	0	1	1	[110]	-	
Other than [110] ⁽²⁾					[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] ⁽³⁾	
-	[111]	1	1	1	-	[011]	

- 1. "WP#=0 \rightarrow 1" means that WP# is driven to V_{IH} and "WP#=1 \rightarrow 0" means that WP# is driven to V_{II} .
- 2. State transition from the current state [011] to the next state depends on the previous state.
- 3. When WP# is driven to $V_{\rm IL}$ in [110] state, the state changes to [011] and the blocks are automatically locked.
- 4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

SHARP

Table 10.	Status	Register	Definition
-----------	--------	----------	------------

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)

1 = Error in Block Erase or Full Chip Erase

0 = Successful Block Erase or Full Chip Erase

SR.4 = (PAGE BUFFER) PROGRAM AND OTP PROGRAM STATUS (PBPOPS)

1 = Error in (Page Buffer) Program or OTP Program

0 = Successful (Page Buffer) Program or OTP Program

 $SR.3 = V_{PP} STATUS (VPPS)$

 $1 = V_{PP}$ LOW Detect, Operation Abort

 $0 = V_{pp} OK$

SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

1 = (Page Buffer) Program Suspended

0 = (Page Buffer) Program in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

1 = Erase or Program Attempted on a Locked Block, Operation Abort

0 = Unlocked

Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.

Check SR.7 to determine block erase, full chip erase, (page buffer) program or OTP program completion. SR.6 - SR.1 are invalid while SR.7="0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, (page buffer) program, set/clear block lock bit, set block lock-down bit, set partition configuration register attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of V_{PP} level. The WSM interrogates and indicates the V_{PP} level only after Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program command sequences. SR.3 is not guaranteed to report accurate feedback when $V_{PP} \neq V_{PPH1}$, V_{PPH2} or V_{PPLK} .

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block lock bit status.

SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)





R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

XSR.15-8 = RESERVED FOR FUTURE**ENHANCEMENTS (R)**

XSR.7 = STATE MACHINE STATUS (SMS)

1 = Page Buffer Program available

0 =Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

Table 12	Dartition	Configuration	Register I	Definition
Table 12.	1 ai uuon	Comiguiation	IXCEISICI I	Juniuon

R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R)

HARP

PCR.10-8 = PARTITION CONFIGURATION (PC2-0)

000 = No partitioning. Dual Work is not allowed.

001 = Plane1-3 are merged into one partition. (default in a bottom parameter device)

010 = Plane 0-1 and Plane2-3 are merged into one partition respectively.

100 = Plane 0-2 are merged into one partition. (default in a top parameter device)

011 = Plane 2-3 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.

110 = Plane 0-1 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.

101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions. 111 = There are four partitions in this configuration.

Each plane corresponds to each partition respectively. Dual work operation is available between any two partitions.

PCR.7-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:

After power-up or device reset, PCR10-8 (PC2-0) is set to "001" in a bottom parameter device and "100" in a top parameter device.

See Figure 4 for the detail on partition configuration.

PCR.15-11 and PCR.7-0 are reserved for future use and should be masked out when checking the partition configuration register.

PC2 PC1 PC0	PARTITIONING FOR DUAL WORK	PC2 PC1 PC0 PARTITIONING FOR DUAL WORK
0 0 0	PLANE3 0NOITITANA PLANE1 PLANE0	PARTITION2 PARTITION PARTITION BLANE BLANE
0 0 1	PLANE3 PLANE3 PLANE3 PLANE3 PLANE3 PLANE3	PARTITION2 PARTITION1 PARTITION0 1 1 0 E3 E4
0 1 0	PLANE3 0NOITITARA PLANE3 PLANE1 PLANE	PARTITION2 PARTITION1 PARTITION(1 0 1 EBUN BIT PARTITION PARTITIO
1 0 0	DRANE3 INOITITRAPA	PARTITION3 PARTITION2 PARTITION1 PARTITION 1 1 1 1 EBUNE BRING BR

Figure 4. Partition Configuration





1 Electrical Specifications

1.1 Absolute Maximum Ratings*

Operating Temperature

During Read, Erase and Program ...-40°C to +85°C (1)

Storage Temperature

During under Bias....-40°C to +85°C During non Bias...--65°C to +125°C

Voltage On Any Pin

(except V_{CC} and V_{PP}).....-0.5V to V_{CC} +0.5V (2)

 V_{CC} and V_{CCQ} Supply Voltage -0.2V to +3.9V $^{(2)}$

 V_{PP} Supply Voltage-0.2V to +10.0V $^{(2, 3, 4)}$

Output Short Circuit Current 100mA (5)

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES:

- 1. Operating temperature is for extended temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and V_{PP} pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is V_{CC} +0.5V which, during transitions, may overshoot to V_{CC} +2.0V for periods <20ns.
- 3. Maximum DC voltage on V_{PP} may overshoot to +11.0V for periods <20ns.
- 4. V_{PP} erase/program voltage is normally 2.7V-3.6V. Applying 9.0V-10.0V to V_{PP} during erase/program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. V_{PP} may be connected to 9.0V-10.0V for a total of 80 hours maximum.
- 5. Output shorted for no more than one second. No more than one output shorted at a time.

1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T_A	-40	+25	+85	°C	
V _{CC} Supply Voltage	V _{CC}	2.7	3.0	3.6	V	1
I/O Supply Voltage	V_{CCQ}	2.7	3.0	3.6	V	1
V _{PP} Voltage when Used as a Logic Control	V_{PPH1}	1.65	3.0	3.6	V	1
V _{PP} Supply Voltage	V _{PPH2}	9.0	9.5	10.0	V	1, 2
Main Block Erase Cycling: V _{PP} =V _{PPH1}		100,000			Cycles	
Parameter Block Erase Cycling: V _{PP} =V _{PPH1}		100,000			Cycles	
Main Block Erase Cycling: V _{PP} =V _{PPH2} , 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: V _{PP} =V _{PPH2} , 80 hrs.				1,000	Cycles	
Maximum V _{PP} hours at V _{PPH2}				80	Hours	

- 1. See DC Characteristics tables for voltage range-specific specification.
- 2. Applying V_{pp} =9.0V-10.0V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to V_{pp} =9.0V-10.0V is not allowed and can cause damage to the device.



18

1.2.1 Capacitance⁽¹⁾ (T_A =+25°C, f=1MHz)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C_{IN}	V _{IN} =0.0V		4	7	pF
Output Capacitance	C _{OUT}	V _{OUT} =0.0V		6	10	pF

NOTE:

1. Sampled, not 100% tested.

1.2.2 AC Input/Output Test Conditions




Figure 5. Transient Input/Output Reference Waveform for V_{CC} =2.7V-3.6V




Figure 6. Transient Equivalent Testing Load Circuit

Table 13. Configuration Capacitance Loading Value

Test Configuration	$C_L(pF)$
V _{CC} =2.7V-3.6V	50



1.2.3 DC Characteristics

$V_{CC} = 2.7 \text{V} - 3.6 \text{V}$

Symbol	Parameter		Notes	Min.	Тур.	Max.	Unit	Test Conditions
I_{LI}	Input Load Current		1	-1.0		+1.0	μΑ	V _{CC} =V _{CC} Max.,
I_{LO}	Output Leakage Current		1	-1.0		+1.0	μА	V _{CCQ} =V _{CCQ} Max., V _{IN} /V _{OUT} =V _{CCQ} or GND
I_{CCS}	V _{CC} Standby Current		1,8		4	20	μΑ	$V_{\text{CC}} = V_{\text{CC}} \text{Max.,}$ $CE = RST = V_{\text{CCQ}} \pm 0.2 \text{V,}$ $WP = V_{\text{CCQ}} \text{ or GND}$
I _{CCAS}	V _{CC} Automatic Power Savings Current		1,4,8		4	20	μΑ	V _{CC} =V _{CC} Max., CE#=GND±0.2V, WP#=V _{CCQ} or GND
I_{CCD}	V _{CC} Reset Current		1,8		4	20	μΑ	RST#=GND±0.2V
I_{CCR}	Average V _{CC} Read Current Normal Mode		1,7,8		15	25	mA	V _{CC} =V _{CC} Max., CE#=V _{IL} ,
	Average V _{CC} Read Current Page Mode	8 Word Read	1,7,8		5	10	mA	OE#=V _{IH} , f=5MHz
I	V _{CC} (Page Buffer) Program Current		1,5,7,8		20	60	mA	V _{PP} =V _{PPH1}
I_{CCW}			1,5,7,8		10	20	mA	V _{PP} =V _{PPH2}
I	V _{CC} Block Erase, Full Chip Erase Current		1,5,7,8		10	30	mA	V _{PP} =V _{PPH1}
I_{CCE}			1,5,7,8		4	10	mA	V _{PP} =V _{PPH2}
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) Program or Block Erase Suspend Current		1,2,7,8		10	200	μΑ	CE#=V _{IH}
I _{PPS} I _{PPR}	V _{PP} Standby or Read Current		1,6,7,8		2	5	μΑ	V _{PP} ≤V _{CC}
T	V _{PP} (Page Buffer) Program Current		1,5,6,7,8		2	5	μΑ	V _{PP} =V _{PPH1}
I_{PPW}			1,5,6,7,8		10	30	mA	V _{PP} =V _{PPH2}
I_{PPE}	V _{PP} Block Erase, Full Chip Erase Current		1,5,6,7,8		2	5	μΑ	V _{PP} =V _{PPH1}
			1,5,6,7,8		5	15	mA	V _{PP} =V _{PPH2}
I_{PPWS}	V _{PP} (Page Buffer) Program Suspend Current		1,6,7,8		2	5	μΑ	V _{PP} =V _{PPH1}
			1,6,7,8		10	200	μΑ	V _{PP} =V _{PPH2}
I _{PPES}	V _{PP} Block Erase Suspend Current		1,6,7,8		2	5	μΑ	V _{PP} =V _{PPH1}
			1,6,7,8		10	200	μΑ	V _{PP} =V _{PPH2}

DC Characteristics (Continued)

$V_{CC} = 2.7 \text{V} - 3.6 \text{V}$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	5	-0.4		0.4	V	
V _{IH}	Input High Voltage	5	2.4		V _{CCQ} + 0.4	V	
V _{OL}	Output Low Voltage	5			0.2	V	$\begin{aligned} &V_{CC} = &V_{CC}Min., \\ &V_{CCQ} = &V_{CCQ}Min., \\ &I_{OL} = &100\mu A \end{aligned}$
V _{OH}	Output High Voltage	5	V _{CCQ} -0.2			V	$\begin{aligned} &V_{CC} = &V_{CC}Min., \\ &V_{CCQ} = &V_{CCQ}Min., \\ &I_{OH} = &-100\mu A \end{aligned}$
V _{PPLK}	V _{PP} Lockout during Normal Operations	3,5,6			0.4	V	
V _{PPH1}	V _{PP} during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations	6	1.65	3.0	3.6	V	
V _{PPH2}	V _{PP} during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations	6	9.0	9.5	10.0	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

NOTES:

SHARI

- 1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC} =3.0V and T_A =+25°C unless V_{CC} is specified.
- 2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW} . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} .
- 3. Block erase, full chip erase, (page buffer) program and OTP program are inhibited when $V_{PP} \le V_{PPLK}$, and not guaranteed in the range between $V_{PPLK}(max.)$ and $V_{PPH1}(min.)$, between $V_{PPH1}(max.)$ and $V_{PPH2}(min.)$ and above $V_{PPH2}(max.)$.
- 4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.
- 5. Sampled, not 100% tested.
- 6. V_{PP} is not used for power supply pin. With V_{PP}≤V_{PPLK}, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.
 - Applying 9.5V \pm 0.5V to V_{PP} provides fast erasing or fast programming mode. In this mode, V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.
 - Applying $9.5V\pm0.5V$ to V_{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V_{PP} may be connected to $9.5V\pm0.5V$ for a total of 80 hours maximum.
- 7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.
- 8. For all pins other than those shown in test conditions, input level is V_{CCO} or GND.



1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾

V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		70		ns
t _{AVQV}	Address to Output Delay			70	ns
t _{ELQV}	CE# to Output Delay	3		70	ns
t _{APA}	Page Address Access Time			30	ns
t_{GLQV}	OE# to Output Delay	3		25	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t_{EHQZ}, t_{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		25	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns
t _{AVEL} , t _{AVGL}	Address Setup to CE#, OE# Going Low for Reading Status Register	4, 6	10		ns
$t_{\rm ELAX},t_{\rm GLAX}$	Address Hold from CE#, OE# Going Low for Reading Status Register	5, 6	30		ns
t _{EHEL} , t _{GHGL}	CE#, OE# Pulse Width High for Reading Status Register	6	15		ns

- 1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.
- 2. Sampled, not 100% tested.
- 3. OE# may be delayed up to t_{ELQV}—t_{GLQV} after the falling edge of CE# without impact to t_{ELQV}.

 4. Address setup time (t_{AVEL}, t_{AVGL}) is defined from the falling edge of CE# or OE# (whichever goes low last).

 5. Address hold time (t_{ELAX}, t_{GLAX}) is defined from the falling edge of CE# or OE# (whichever goes low last).
- 6. Specifications t_{AVEL} , t_{AVGL} , t_{ELAX} , t_{GLAX} and t_{EHEL} , t_{GHGL} for read operations apply to only status register read operations.






Figure 7. AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes, OTP Block or Query Code