imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PRELIMINARY PRODUCT SPECIFICATION



Integrated Circuits Group

LH28F640SPHT-PTLZ8 Flash Memory 64Mbit (4Mbitx16)

(Model Number: LHF64PZ8)

Spec. Issue Date: July 21, 2004 Spec No: EL167117

SHARP

	SPEC No. E L 1 6 7 1 1 7 ISSUE L 1 21 2004
	ISSUE: Jul. 21, 2004
);	
~ ~ ~ ~	
SPE (CIFICATIONS
Product Type	64Mbit Flash Memory
τιγο	F/AACDHT DTI70
L II 4 0	F 6 4 0 S P H T — P T L Z 8
Model No.	(LHF64PZ8)
If you have any chiese	
	tions, please contact us before issuing purchasing order.
	contains <u>39</u> pages including the cover and appendix. SP series Appendix (FUM03201).
CUSTOMERS ACCEPTANCE	J
DATE:	
BY:	PRESENTED
	BY: Ch hasali M. NAWAKI
	BY: Ch hasali
	BY: Masali M. NAWAKI
	BY: Masali M. NAWAKI
	BY: Masali M. NAWAKI Dept. General Manager REVIEWED BY: PREPARED BY:
	<u>BY: Masali</u> M. NAWAKI Dept. General Manager REVIEWED BY: PREPARED BY: <u>M. Sumínaga</u> <u>S. Houchi</u>
	<u>BY: Masali</u> M. NAWAKI Dept. General Manager REVIEWED BY: PREPARED BY: <u>M. Sumínaga</u> <u>S. Kouchi</u> Product Development Dept. II
	<u>BY: Masali</u> M. NAWAKI Dept. General Manager REVIEWED BY: PREPARED BY: <u>M. Sumínaga</u> <u>S. Houchi</u>

LHF64PZ8

- SHARP
 - Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
 - When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> <u>reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.

• Please direct all queries regarding the products covered herein to a sales representative of the company.



CONTENTS

PAGE

56-Lead TSOP (Normal Bend) Pinout 3
Pin Descriptions 4
CE0, CE1, CE2 Truth Table 5
Memory Map 6
Identifier Codes Address 7
OTP Block Address Map 8
Bus Operation
Command Definitions 10
Functions of Block Lock 12
Status Register Definition 13
Extended Status Register Definition 14
STS Configuration Definition 15

PA	GE
1 Electrical Specifications	16
1.1 Absolute Maximum Ratings	16
1.2 Operating Conditions	16
1.2.1 Capacitance	17
1.2.2 AC Input/Output Test Conditions	17
1.2.3 DC Characteristics	18
1.2.4 AC Characteristics - Read-Only Operations	20
1.2.5 AC Characteristics - Write Operations	24
1.2.6 Reset Operations	26
1.2.7 Block Erase, (Page Buffer) Program and Block Lock Configuration	
Performance	27
2 Related Document Information	28
3 Package and packing specification	29

LHF64PZ8

SHARP

■ 64-Mbit Density

• Bit Organization ×8/×16

LH28F640SPHT-PTLZ8 64Mbit (4Mbit×16/8Mbit×8) Page Mode Flash MEMORY

- High Performance Page Mode Reads for Memory Array
 120/25ns 4-Word/ 8-Byte Page Mode
 V_{CC}=2.7V-3.6V Operation
 V_{CCQ} for Input/Output Power Supply Isolation
 Automatic Power Savings Mode reduces I_{CCR} in Static Mode
 OTP (One Time Program) Block
 4-Word/ 8-Byte Factory-Programmed Area
 3963-Word/ 7926-Byte User-Programmable Area
 Migh Performance Program with Page Buffer
 16-Word/ 32-Byte Page Buffer
 Page Buffer Program Time 12.5µs/byte (Typ.)
- Operating Temperature -40°C to +85°C
- Symmetrically-Blocked Architecture
 Sixty-four 64-KWord/ 128-KByte Blocks

- Enhanced Data Protection Features
 - Individual Block Lock
 - Absolute Protection with $V_{PEN} \leq V_{PENLK}$
 - Block Erase, (Page Buffer) Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
 - Program Time 210µs (Typ.)
 - Block Erase Time 1s (Typ.)
- Cross-Compatible Command Support
 - Basic Command Set
 - Common Flash Interface (CFI)
- Extended Cycling Capability
 - Minimum 100,000 Block Erase Cycles
- 56-Lead TSOP (Normal Bend)
- CMOS Process (P-type silicon substrate)
- ETOX^{TM*} Flash Technology
- Not designed or rated as radiation hardened

The product, which is Page Mode Flash memory, is a high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at $V_{CC}=2.7V-3.6V$ and $V_{PEN}=2.7V-3.6V$

The product supports high performance page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states.

Fast program capability is provided through the use of high speed Page Buffer Program.

The block locking scheme is available for memory array and this scheme provides maximum flexibility for safe nonvolatile code and data storage.

OTP (One Time Program) block provides an area to store security code and to protect its code.

* ETOX is a trademark of Intel Corporation.

Figure 1. 56-Lead TSOP (Normal Bend) Pinout

SHARP

		Table 1. Pin Descriptions
Symbol	Туре	Name and Function
A ₀	INPUT	ADDRESS INPUTS: Lowest address input in byte mode (BYTE#= V_{IL} : ×8 bit Address is internally latched during an erase or a program cycle. This pin is not used i word mode (BYTE#= V_{IH} : ×16 bit)
A ₂₂ -A ₁	INPUT	ADDRESS INPUTS: Inputs for addresses during read, erase and program operations. Addresses are internally latched during an erase or a program cycle.
DQ ₁₅ -DQ ₀	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command Use Interface) write cycles, outputs data during memory array, status register, query cod identifier code reads. Data pins float to high-impedance (High Z) when the chip o outputs are deselected. Data is internally latched during an erase or program cycle DQ_{15} - DQ_8 pins are not used in byte mode (BYTE#= V_{IL} : ×8 bit).
CE_0, CE_1, CE_2	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. When the device is de-selected, power consumption reduces to standby levels. Refer to Table 2 to determine whether the device is selected or de-selected depending on the state of CE_0 , CE_1 and CE_2 .
RP#	INPUT	RESET: When low (V_{IL}), RP# resets internal automation and inhibits erase and program operations, which provides data protection. RP#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RP# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data ar latched on the first edge of CE_0 , CE_1 or CE_2 that disables the device or the rising edge of WE# (whichever occurs first).
STS	OPEN DRAIN OUTPUT	STATUS: Indicates the status of the internal WSM (Write State Machine). Whe configured in level mode (default mode), STS acts as a RY/BY# pin (STS is V_{OL} whe the WSM is executing internal erase or program algorithms). When configured in one of its pulse modes, STS can pulse to indicate erase/program completion. Refer to Table for STS configuration.
BYTE#	INPUT	BYTE ENABLE: BYTE# V_{IL} places the device in byte mode (×8). In this mode, DQ_{12} DQ ₈ is floated (High Z) and A ₀ is the lowest address input. BYTE# V_{IH} places the device in word mode (×16) and A ₁ is the lowest address input.
V _{PEN}	INPUT	MONITORING POWER SUPPLY VOLTAGE: V_{PEN} is not used for power supply pin With $V_{PEN} \leq V_{PENLK}$, block erase, (page buffer) program, block lock configuration an OTP program cannot be executed and should not be attempted.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (refer to D Characteristics) produce spurious results and should not be attempted.
V _{CCQ}	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/outpupins.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.

Table 2. CE_0 , CE_1 , CE_2 Truth Table ⁽¹⁾						
CE ₂	CE1	CE ₀	Device			
V _{IL}	V _{IL}	V _{IL}	Enabled			
V _{IL}	V _{IL}	V _{IH}	Disabled			
V _{IL}	V _{IH}	V _{IL}	Disabled			
V _{IL}	V _{IH}	V _{IH}	Disabled			
V _{IH}	V _{IL}	V _{IL}	Enabled			
V _{IH}	V _{IL}	V _{IH}	Enabled			
V _{IH}	V _{IH}	V _{IL}	Enabled			
V _{IH}	V _{IH}	V _{IH}	Disabled			

NOTE:

1. For single-chip applications, CE_1 and CE_2 can be connected to GND.

ГА		1
A22	-A	11
L ZZ		11

1 22 1 11		11 122 110
3FFFFF 3F0000	64-Kword/128-Kbyte Block 63	7FFFFF 7E0000
3F0000 3EFFFF 3E0000	64-Kword/128-Kbyte Block 62	7E0000 7DFFFF 7C0000
3E0000 3DFFFF 3D0000	64-Kword/128-Kbyte Block 61	7C0000 7BFFFF 7A0000
3CFFFF 3C0000	64-Kword/128-Kbyte Block 60	7A0000 79FFFF 780000
3BFFFF 3B0000	64-Kword/128-Kbyte Block 59	780000 77FFFF 760000
3AFFFF 3A0000 39FFFF	64-Kword/128-Kbyte Block 58	75FFFF 740000 73FFFF
390000	64-Kword/128-Kbyte Block 57	720000
38FFFF 380000	64-Kword/128-Kbyte Block 56	71FFFF 700000
37FFFF 370000	64-Kword/128-Kbyte Block 55	6FFFFF 6E0000
36FFFF 360000	64-Kword/128-Kbyte Block 54	6DFFFF 6C0000 6BFFFF
35FFFF 350000	64-Kword/128-Kbyte Block 53	6A0000
34FFFF 340000	64-Kword/128-Kbyte Block 52	69FFFF 680000
33FFFF 330000	64-Kword/128-Kbyte Block 51	67FFFF 660000
32FFFF 320000	64-Kword/128-Kbyte Block 50	65FFFF 640000 63FFFF
31FFFF 310000	64-Kword/128-Kbyte Block 49	620000
30FFFF 300000	64-Kword/128-Kbyte Block 48	61FFFF 600000
2FFFFF 2F0000	64-Kword/128-Kbyte Block 47	5FFFFF 5E0000
2EFFFF 2E0000	64-Kword/128-Kbyte Block 46	5DFFFF 5C0000 5BFFFF
2DFFFF 2D0000	64-Kword/128-Kbyte Block 45	5A0000
2CFFFF 2C0000	64-Kword/128-Kbyte Block 44	59FFFF 580000
2BFFFF 2B0000	64-Kword/128-Kbyte Block 43	57FFFF 560000 55FFFF
2AFFFF 2A0000 29FFFF	64-Kword/128-Kbyte Block 42	55FFFF 540000 53FFFF
290000	64-Kword/128-Kbyte Block 41	53FFFF 520000 51FFFF
28FFFF 280000	64-Kword/128-Kbyte Block 40	500000
27FFFF 270000	64-Kword/128-Kbyte Block 39	4FFFFF 4E0000
26FFFF 260000	64-Kword/128-Kbyte Block 38	4DFFFF 4C0000
25FFFF 250000	64-Kword/128-Kbyte Block 37	4BFFFF 4A0000
24FFFF 240000	64-Kword/128-Kbyte Block 36	49FFFF 480000
23FFFF 230000	64-Kword/128-Kbyte Block 35	47FFFF 460000
22FFFF 220000	64-Kword/128-Kbyte Block 34	45FFFF 440000
21FFFF 210000	64-Kword/128-Kbyte Block 33	43FFFF 420000
20FFFF 200000	64-Kword/128-Kbyte Block 32	41FFFF 400000

[A ₂₂ -A ₀]	$[A_{22}-A_1]$		$[A_{22}-A_0]$
7FFFF	1FFFFF	64-Kword/128-Kbyte Block 31	3FFFFF
7E0000	1F0000		3E0000
7DFFFF	1EFFFF	64-Kword/128-Kbyte Block 30	3DFFFF
7C0000	1E0000		3C0000
7BFFF	1DFFFF	64-Kword/128-Kbyte Block 29	3BFFFF
7A0000	1D0000		3A0000
79FFFF	1CFFFF 1C0000	64-Kword/128-Kbyte Block 28	39FFFF 380000
780000 77FFFF 760000	1BFFFF 1B0000	64-Kword/128-Kbyte Block 27	37FFFF 360000
75FFFF	1AFFFF	64-Kword/128-Kbyte Block 26	35FFFF
740000	1A0000		340000
73FFFF	19FFFF	64-Kword/128-Kbyte Block 25	33FFFF
720000	190000		320000
71FFFF	18FFFF	64-Kword/128-Kbyte Block 24	31FFFF
700000	180000		300000
6FFFF	17FFFF	64-Kword/128-Kbyte Block 23	2FFFFF
6E0000	170000		2E0000
6DFFFF	16FFFF	64-Kword/128-Kbyte Block 22	2DFFFF
6C0000	160000		2C0000
6BFFFF	15FFFF	64-Kword/128-Kbyte Block 21	2BFFFF
6A0000	150000		2A0000
69FFFF	14FFFF	64-Kword/128-Kbyte Block 20	29FFFF
680000	140000		280000
67FFFF	13FFFF	64-Kword/128-Kbyte Block 19	27FFFF
660000	130000		260000
65FFFF	12FFFF	64-Kword/128-Kbyte Block 18	25FFFF
640000	120000		240000
63FFFF	11FFFF	64-Kword/128-Kbyte Block 17	23FFFF
620000	110000		220000
61FFFF	10FFFF	64-Kword/128-Kbyte Block 16	21FFFF
600000	100000		200000
5FFFFF	OFFFFF	64-Kword/128-Kbyte Block 15	1FFFFF
5E0000	OF0000		1E0000
5DFFFF	0EFFFF	64-Kword/128-Kbyte Block 14	1DFFFF
5C0000	0E0000		1C0000
5BFFFF	0DFFFF	64-Kword/128-Kbyte Block 13	1BFFFF
5A0000	0D0000		1A0000
59FFFF	0CFFFF	64-Kword/128-Kbyte Block 12	19FFFF
580000	0C0000		180000
57FFFF	0BFFFF	64-Kword/128-Kbyte Block 11	17FFFF
560000	0B0000		160000
55FFFF	0AFFFF	64-Kword/128-Kbyte Block 10	15FFFF
540000	0A0000		140000
53FFFF	09FFFF	64-Kword/128-Kbyte Block 9	13FFFF
520000	090000		120000
51FFFF	08FFFF	64-Kword/128-Kbyte Block 8	11FFFF
500000	080000		100000
4FFFFF	07FFFF	64-Kword/128-Kbyte Block 7	0FFFFF
4E0000	070000		0E0000
4DFFFF	06FFFF	64-Kword/128-Kbyte Block 6	0DFFFF
4C0000	060000		0C0000
4BFFFF	05FFFF	64-Kword/128-Kbyte Block 5	0BFFFF
4A0000	050000		0A0000
49FFFF	04FFFF	64-Kword/128-Kbyte Block 4	09FFFF
480000	040000		080000
47FFFF	03FFFF	64-Kword/128-Kbyte Block 3	07FFFF
460000	030000		060000
45FFFF	02FFFF	64-Kword/128-Kbyte Block 2	05FFFF
440000	020000		040000
440000 43FFFF 420000	010000 01FFFF 010000	64-Kword/128-Kbyte Block 1	03FFFF 020000
420000 41FFFF 400000	00FFFF 000000	64-Kword/128-Kbyte Block 0	01FFFF 000000

Figure 2. Memory Map

Table 3. Identifier Codes Address							
	Code	Address $[A_{22}-A_1]^{(1)}$	Data [DQ ₇ -DQ ₀]	Notes			
Manufacturer Code	Manufacturer Code	000000H	B0H	2			
Device Code	Device Code	000001H	17H	2			
8	Block is Unlocked	Block	$DQ_0 = 0$	3			
Code	Block is Locked	Address + 2	$DQ_0 = 1$	3			

NOTES:

1. The address A_0 don't care. 2. "00H" is presented on DQ_{15} - DQ_8 in word mode (BYTE#= V_{IH} : ×16 bit). 3. Block Address = The beginning location of a block address. DQ_{15} - DQ_1 are reserved for future implementation.

[A ₂₂ -A ₁]		[A ₂₂ -A ₀]
000FFFH		001FFFH
	Customer Programmable Area	
000085H		00010AH
000084H		000109H
000081H	Factory Programmed Area	000102H
000080H	Reserved for Future Implementation (DQ15-DQ2)	000100H
U	grammed Area Lock Bit (DQ1)	

Figure 3. OTP Block Address Map (The area not specified in the above figure cannot be used.)

Mode	Notes	RP#	CE _{0,1,2} ⁽³⁾	OE#	WE#	Address	V _{PEN}	DQ ⁽⁴⁾	STS (10)
Read Array	8	V _{IH}	Enabled	V _{IL}	V _{IH}	Х	Х	D _{OUT}	Х
Output Disable		V _{IH}	Enabled	V _{IH}	V _{IH}	Х	Х	High Z	Х
Standby		V _{IH}	Disabled	Х	X	Х	Х	High Z	Х
Reset	5	V _{IL}	Х	Х	Х	Х	Х	High Z	High Z
Read Identifier Codes/OTP	8	V _{IH}	Enabled	V _{IL}	V _{IH}	Refer to Table 3	Х	Refer to Table 3	Х
Read Query	8,9	V _{IH}	Enabled	V _{IL}	V _{IH}	See Appendix	Х	See Appendix	Х
Write	6,7,8	V _{IH}	Enabled	V _{IH}	V _{IL}	Х	Х	D _{IN}	Х

Table 4. Bus $Operation^{(1, 2)}$

NOTES:

1. Refer to DC Characteristics. When V_{PEN}≤V_{PENLK}, memory contents can be read, but cannot be altered.

2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PENLK} or V_{PENH} for V_{PEN} .

Refer to DC Characteristics for V_{PENLK} and V_{PENH} voltages.

3. Refer to Table 2 to determine whether the device is selected or de-selected depending on the state of CE_0 , CE_1 and CE_2 .

4. DQ refers to DQ_{15} - DQ_0 in word mode (BYTE#= V_{IH} : ×16 bit) and DQ_7 - DQ_0 in byte mode (BYTE#= V_{IL} : ×8 bit).

5. RP# at GND±0.2V ensures the lowest power consumption.

6. Command writes involving block erase, (page buffer) program, block lock configuration or OTP program are reliably executed when $V_{PEN}=V_{PENH}$ and $V_{CC}=2.7V-3.6V$. 7. Refer to Table 5 for valid D_{IN} during a write operation.

8. Never hold OE# low and WE# low at the same timing.

9. Refer to Appendix of LH28F640SP series for more information about query code.

10. STS is VOL when the WSM (Write State Machine) is executing internal block erase, (page buffer) program or OTP program algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with program and page buffer program inactive), (page buffer) program suspend mode, or reset mode.

9

	Bus		I	First Bus Cyc	ele	Se	econd Bus C	ycle			
Command Cycles Req'd		Notes	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾			
Read Array	1		Write	Х	FFH						
Read Identifier Codes/OTP	≥2	4	Write	Х	90H	Read	IA or OA	ID or OD			
Read Query	≥2	4	Write	Х	98H	Read	QA	QD			
Read Status Register	2		Write	Х	70H	Read	Х	SRD			
Clear Status Register	1		Write	Х	50H						
Block Erase	2	5	Write	BA	20H	Write	BA	D0H			
Program	2	5,6	Write	Х	40H or 10H	Write	WA	WD			
Page Buffer Program	≥4	5,7	Write	BA	E8H	Write	BA	N-1			
Block Erase and (Page Buffer) Program Suspend	1	8	Write	Х	B0H						
Block Erase and (Page Buffer) Program Resume	1	8	Write	Х	D0H						
STS Configuration	2		Write	Х	B8H	Write	Х	CC			
Set Block Lock Bit	2		Write	Х	60H	Write	BA	01H			
Clear Block Lock Bits	2	9	Write	Х	60H	Write	Х	D0H			
OTP Program	2		Write	Х	СОН	Write	OA	OD			

			(10)
Table 5	Command	Definitions	(10)

NOTES:

1. Bus operations are defined in Table 4.

2. X=Any valid address within the device.

IA=Identifier codes address (Refer to Table 3).

QA=Query codes address. Refer to Appendix of LH28F640SP series for details.

BA=Address within the block for block erase, page buffer program or set block lock bit.

WA=Address of memory location for the Program command.

OA=Address of OTP block to be read or programmed (Refer to Figure 3).

3. The upper byte of the data bus $(DQ_{15}-DQ_8)$ during command writes is ignored in word mode (BYTE#=V_{IH} : ×16 bit). ID=Data to be read from identifier codes. (Refer to Table 3).

QD=Data to be read from query database. Refer to Appendix of LH28F640SP series for details.

SRD=Data to be read from status register. Refer to Table 7 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the first edge of CE_0 , CE_1 or CE_2 that disables the device or the rising edge of WE# (whichever occurs first) during command write cycles.

N-1=N is the number of the words /bytes to be loaded into a page buffer.

OD=Data within OTP block. Data is latched on the first edge of CE_0 , CE_1 or CE_2 that disables the device or the rising edge of WE# (whichever occurs first) during command write cycles.

CC= STS configuration code (Refer to Table 9).

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code and the data within OTP block (Refer to Table 3).

The Read Query command is available for reading CFI (Common Flash Interface) information.

5. Block erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RP# is V_{IH}.

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.

7. Following the third bus cycle, write the program sequential address and data of "N" times. Finally, write the any valid address within the block to be programmed and the confirm command (D0H).

- Refer to Appendix of LH28F640SP series for details.
- 8. If both block erase operation and (page buffer) program operation are suspended, the suspended (page buffer) program operation is resumed when writing the Block Erase and (Page Buffer) Program Resume (D0H) command.
- 9. Following the Clear Block Lock Bits command, all the blocks are unlocked at a time.

10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

LHF64PZ8

$DQ_0^{(3)}$	State Name	Erase/Program Allowed ⁽⁴⁾
0	Unlocked	Yes
1	Locked	No

Table 6. Functions of Block Lock ^{(1), (2)}

NOTES:

- 1. Selected block is locked by the Set Block Lock Bit command. Following the Clear Block Lock Bits command, all the blocks are unlocked at a time.
- 2. Locked and unlocked states remain unchanged even after power-up/down and device reset.
- 3. After writing the Read Identifier Codes/OTP command, read operation outputs the block lock bit status on DQ_0 (refer to Table 3).

4. Erase and program are general terms, respectively, to express: block erase and (page buffer) program operations.

			Table 7. Status R	-			
R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BECBLS	PBPOPSBLS	VPENS	PBPSS	DPS	R
7	6	5 FOR FUTURE	4	3	2 NOT	1	0
1 = Ready 0 = Busy	STATE MAC	HINE STATUS		program, bloc	STS to determ k lock confi a.6 - SR.1 are in	guration or	OTP progr
1 = Block I 0 = Block I SR.5 = BLO ITS STATUS	Erase Suspende Erase in Progre CK ERASE A (BECBLS)	ss/Completed	BLOCK LOCK	buffer program		nfiguration, ST	S configurati
AND SET BL 1 = Error in Block 0 = Succes Set Block	OCK LOCK E n (Page Buffer) Lock Bit sful (Page Buf ock Lock Bit	BIT STATUS (F) Program, OTF fer) Program, (TP PROGRAM PBPOPSBLS) Program or Set OTP Program or				
	STATUS (VPE)			SR.3 does not p	provide a contin	uous indication	of V _{PEN} lev
		peration Abort			errogates and in		
PBPSS)	E BUFFER) PR		PEND STATUS	sequences. SR.	ase, (Page Buff ock Lock Bits 3 is not guarante PENH or VPENLF	or OTP Prog eed to report acc	ram comma
	Buffer) Progran Buffer) Progran	n Suspended n in Progress/C	ompleted	bit. The WSM	provide a contininterrogates the Buffer) Program	block lock bit o	only after Blo
1 = Erase o	or Program Atte d Block, Opera)	sequences. It in operation, if the configuration c	forms the system e block lock bit odes after writi indicates block	m, depending o is set. Reading ng the Read Id	n the attempt the block lo
			ICEMENTS (R)	CD 15 CD 9	nd SP () are read	much for future	1 . 1 .

		Table 8	3. Extended Sta	tus Register De	finition				
R	R	R	R	R	R	R	R		
15	14	13	12	11	10	9	8		
SMS	R	R	R	R R R F					
7	6	5	4	3	2	1	0		
XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R) XSR.7 = STATE MACHINE STATUS (SMS) 1 = Page Buffer Program available 0 = Page Buffer Program not available				NOTES: After issue a Page Buffer Program command (E8H) XSR.7="1" indicates that the entered command is accepted If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.					
XSR.6-0 =RESERVED FOR FUTURE ENHANCEMENTS (R)				should be ma	XSR.6-0 are sked out when				

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
R	R	R	R	R	R	CC	CC
7	6	5	4	3	2	1	0
$DQ_1 - DQ_0 = ST$ 00 = level 01 = pulse 10 = pulse	ESERVED FOI ENHANCEME TS CONFIGUR. mode: RY/BY# mode on erase of mode on progra mode on erase of	ENTS (R) ATION CODE indication. (De complete. un complete.	fault)	"00". STS configurat The output o	ion 00 of the STS pin i	et, STS configu s the control sig while the interna	nal to prevent
executing inter STS configura modes such the	ration = "00", 9 nal erase or pro- tion codes "01" at the STS pin p ated by the conf	gram algorithm ', "10" and "11 pulses low then	s. " are all pulse high when the	that the erase is available STS configurat The output of that the prog memory is a STS configurat The output of that the eras	of the STS pin i e operation is co for the next ope ion 10 of the STS pin i gram operation wailable for the ion 11 of the STS pin i	s the control sig is completed an next operation. s the control sig peration is comp	e flash memory mal to indicate d the flash mal to indicate pleted and the

NOTE:

1. When the device is configured in one of the pulse modes, the STS pin pulses low with a typical pulse width of 250ns.

SHARP

1	6
	υ

1 Electrical Specifications
1.1 Absolute Maximum Ratings*
Operating Temperature During Read, Erase and Program40°C to +85°C ⁽¹⁾
Storage Temperature During under Bias40°C to +85°C During non Bias65°C to +125°C
Voltage On Any Pin (except V _{CC} , V _{CCQ} and V _{PEN}) 0.5V to V _{CCQ} +0.5V $^{(2)}$
V_{CC} and V_{CCQ} Supply Voltage0.2V to +3.9V $^{(2)}$
V_{PEN} Supply Voltage0.2V to +3.9V $^{(2)}$
Output Short Circuit Current 100mA ⁽³⁾

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES:

- 1. Operating temperature is for extended temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC}, V_{CCQ} and V_{PEN} pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is V_{CC}+0.5V which, during transitions, may overshoot to V_{CC}+2.0V for periods <20ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.

1.2 Operating Conditions

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
T _A	Operating Temperature		-40	+25	+85	°C	Ambient Temperature
V _{CC}	V _{CC} Supply Voltage	1, 2	2.7	3.0	3.6	V	
V _{CCQ}	I/O Supply Voltage	1, 2	2.7	3.0	3.6	V	
V _{PENH}	V _{PEN} Voltage	1	2.7	3.0	3.6	V	
	Block Erase Cycling: V _{PEN} =V _{PENH}		100,000			Cycles	

NOTES:

1. Refer to DC Characteristics tables for voltage range-specific specification.

2. V_{CC} and V_{CCQ} should be the same voltage.




Figure 5. Transient Equivalent Testing Load Circuit

1.2.3 DC Characteristics

		V _{CC} =2	2.7V-3.6V	V			
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I _{LI}	Input Load Current	1	-1		+1	μΑ	V _{CC} =V _{CC} Max.,
I _{LO}	Output Leakage Current	1	-10		+10	μΑ	V _{CCQ} =V _{CCQ} Max., V _{IN} /V _{OUT} =V _{CCQ} or GND
	V _{CC} Standby Current	1 2 8		50	120	μΑ	CMOS Inputs, $V_{CC}=V_{CC}Max.,$ $V_{CCQ}=V_{CCQ}Max.,$ Device is disabled (refer to Table 2), $RP\#=V_{CCQ}\pm 0.2V$
I _{CCS}		1, 2, 8		0.71	2	mA	TTL Inputs, $V_{CC}=V_{CC}Max.,$ $V_{CCQ}=V_{CCQ}Max.,$ Device is disabled (refer to Table 2), $RP\#=V_{IH}$
I _{CCAS}	V _{CC} Automatic Power Savings Current	1, 2, 5		50	120	μΑ	$\begin{array}{c} CMOS Inputs, \\ V_{CC} = V_{CC}Max., \\ V_{CCQ} = V_{CCQ}Max., \\ Device is enabled \\ (refer to Table 2) \end{array}$
I _{CCD}	V _{CC} Reset Current	1		50	120	μΑ	RP#=GND±0.2V I _{OUT} (STS)=0mA
	Average V _{CC} Page 4 word/ 8 byte	1, 2		15	20	mA	CMOS Inputs, $V_{CC}=V_{CC}Max.,$ $V_{CCQ}=V_{CCQ}Max.,$ Device is enabled (refer to Table 2), f=5MHz, I _{OUT} =0mA
I _{CCR}	Mode Read Current read	1, 2		24	29	mA	$\label{eq:constraint} \begin{array}{l} CMOS Inputs, \\ V_{CC} = V_{CC}Max., \\ V_{CCQ} = V_{CCQ}Max., \\ Device is enabled \\ (refer to Table 2), \\ f = 33MHz, I_{OUT} = 0mA \end{array}$
	Average V _{CC} Read 1 word/ 1 byte Current read	1, 2		40	50	mA	CMOS Inputs, $V_{CC}=V_{CC}Max.,$ $V_{CCQ}=V_{CCQ}Max.,$ Device is enabled (refer to Table 2), f=5MHz, I _{OUT} =0mA
I _{CCW}	V _{CC} (Page Buffer) Program, Set Block	1, 2, 6		35	60	mA	CMOS Inputs, V _{PEN} =V _{PENH}
	Lock Bit Current	1, 2, 6		40	70	mA	TTL Inputs, V _{PEN} =V _{PENH}

	DC C	haracteri	stics (Co	ntinued)			
		V _{CC} =2	2.7V-3.6V	7			
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I _{CCE}	V _{CC} Block Erase, Clear Block Lock	1, 2, 6		35	70	mA	CMOS Inputs, V _{PEN} =V _{PENH}
CCE	Bits Current	1, 2, 6		40	80	mA	TTL Inputs, V _{PEN} =V _{PENH}
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) Program or Block Erase Suspend Current	1, 3			10	mA	Device is disabled (refer to Table 2).
V _{IL}	Input Low Voltage	6	-0.5		0.8	V	
V _{IH}	Input High Voltage	6	2.0		V _{CCQ} + 0.5	V	
V	Output Low Voltage	6, 8			0.4	V	$V_{CC}=V_{CC}Min.,$ $V_{CCQ}=V_{CCQ}Min.,$ $I_{OL}=2mA$
V _{OL}		0, 8			0.2	V	$V_{CC}=V_{CC}Min., \\ V_{CCQ}=V_{CCQ}Min., \\ I_{OL}=100\mu A$
V	Orderet High Veltage	6, 8	0.85× V _{CCQ}			V	$V_{CC}=V_{CC}Min.,$ $V_{CCQ}=V_{CCQ}Min.,$ $I_{OH}=-1.5mA$
V _{OH}	Output High Voltage	0, 8	V _{CCQ} -0.2			V	$V_{CC}=V_{CC}Min., \\ V_{CCQ}=V_{CCQ}Min., \\ I_{OH}=-100\mu A$
V _{PENLK}	V _{PEN} Lockout Voltage during Normal Operations	4, 6, 7			1.0	V	
V _{PENH}	V _{PEN} Voltage during Block Erase, (Page Buffer) Program, Set Block Lock Bit, Clear Block Lock Bits or OTP Program Operations	4, 7	2.7	3.0	3.6	V	
V _{LKO}	V _{CC} Lockout Voltage	4	2.0			V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC}=3.0V, V_{CCO}=3.0V and T_A =+25°C unless V_{CC} is specified. 2. CMOS inputs are either V_{CCQ}±0.2V or GND±0.2V. TTL inputs are either V_{IL} or V_{IH}.

3. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW} . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR}.

4. Block erase, (page buffer) program, block lock configuration and OTP program operations are inhibited when $V_{PEN} \le V_{PENLK}$ or $V_{CC} \le V_{LKO}$. These operations are not guaranteed outside the specified voltage ($V_{CC}=2.7V-3.6V$ and $V_{PEN}=2.7V-3.6V$).

5. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (tAVOV) provide new data when addresses are changed.

6. Sampled, not 100% tested.

7. V_{PEN} is not used for power supply pin. With $V_{PEN} \leq V_{PENLK}$, block erase, (page buffer) program, block lock configuration and OTP program operations are inhibited.

8. Includes STS.

1.2.4 AC Characteristics - Read-Only Operations ⁽¹⁾

	$T_A = -40^{\circ}C$ to $+85^{\circ}C$						
		V _{CC}	3.0V	-3.6V	2.7V-	-3.6V	
		V _{CCQ}	3.0V	-3.6V	2.7V-	-3.6V	
Symbol	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		120		120		ns
t _{AVQV}	Address to Output Delay			120		120	ns
t _{ELQV}	CE _X to Output Delay	3, 4		120		120	ns
t _{APA}	Page Address Access Time			25		30	ns
t _{GLQV}	OE# to Output Delay	3		25		30	ns
t _{PHQV}	RP# High to Output Delay			180		180	ns
t _{ELQX}	CE _X to Output in Low Z	2, 4	0		0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		0		ns
t _{EHQZ}	CE _X to Output in High Z	2, 5		35		35	ns
t _{GHQZ}	OE# to Output in High Z	2		15		15	ns
t _{OH}	Output Hold from First Occurring Address, CE_X or $OE\#$ change	2, 5	0		0		ns
t _{ELFL} /t _{ELFH}	CEx Setup to BYTE# Going Low or High	2, 4		10		10	ns
t _{FLQV} /t _{FHQV}	BYTE# to Output Delay			1000		1000	ns
t _{FLQZ} /t _{FHQZ}	BYTE# to Output in High Z	2		1000		1000	ns

NOTES:


1. Refer to AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

3. OE# may be delayed up to t_{ELQV} - t_{GLQV} after the first edge of CE₀, CE₁ or CE₂ that enables the device (refer to Table 2) without impact to t_{ELQV}.

4. The timing is defined from the first edge of CE_0 , CE_1 or CE_2 that enables the device. 5. The timing is defined from the first edge of CE_0 , CE_1 or CE_2 that disables the device.





SHARP

