# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Is Now Part of



## **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an equif prese

**Boost Regulator** 



July 2012

## FAN54010 / FAN54011 / FAN54012 / FAN54013 / FAN54014 USB-Compliant Single-Cell Li-Ion Switching Charger with USB-OTG Boost Regulator

### Features

- Fully Integrated, High-Efficiency Charger for Single-Cell Li-Ion and Li-Polymer Battery Packs
- Faster Charging than Linear
- Charge Voltage Accuracy: ±0.5% at 25°C ±1% from 0 to 125°C
- ±5% Input Current Regulation Accuracy
- ±5% Charge Current Regulation Accuracy
- 20 V Absolute Maximum Input Voltage
- 6 V Maximum Input Operating Voltage
- 1.45 A Maximum Charge Rate
- Programmable through High-Speed I<sup>2</sup>C Interface (3.4 Mb/s) with Fast Mode Plus Compatibility
  - Input Current
  - Fast-Charge / Termination Current
  - Charger Voltage
  - Termination Enable
- 3 MHz Synchronous Buck PWM Controller with Wide Duty Cycle Range
- Small Footprint 1µH External Inductor
- Safety Timer with Reset Control
- 1.8 V Regulated Output from VBUS for Auxiliary Circuits
- Weak Input Sources Accommodated by Reducing Charging Current to Maintain Minimum VBUS Voltage
- Low Reverse Leakage to Prevent Battery Drain to VBUS
- 5 V, 500 mA Boost Mode for USB OTG for 3.0 V to 4.5 V Battery Input

## Applications

- Cell Phones, Smart Phones, PDAs
- Tablet, Portable Media Players
- Gaming Device, Digital Cameras

All trademarks are the property of their respective owners.

### Description

The FAN54010 family (FAN5401X) combines a highly integrated switch-mode charger, to minimize single-cell Lithiumion (Li-ion) charging time from a USB power source, and a boost regulator to power a USB peripheral from the battery.

The charging parameters and operating modes are programmable through an  $I^2C$  Interface that operates up to 3.4 Mbps. The charger and boost regulator circuits switch at 3MHz to minimize the size of external passive components.

The FAN5401X provides battery charging in three phases: conditioning, constant current, and constant voltage.

To ensure USB compliance and minimize charging time, the input current is limited to the value set through the  $l^2C$  host. Charge termination is determined by a programmable minimum current level. A safety timer with reset control provides a safety backup for the  $l^2C$  host.

The integrated circuit (IC) automatically restarts the charge cycle when the battery falls below an internal threshold. If the input source is removed, the IC enters a high-impedance mode with leakage from the battery to the input prevented. Charge status is reported back to the host through the  $I^2C$  port. Charge current is reduced when the die temperature reaches 120°C.

The FAN5401X can operate as a boost regulator on command from the system. The boost regulator includes a soft-start that limits inrush current from the battery.

The FAN5401X is available in a 1.96 x 1.87 mm, 20-bump, 0.4 mm pitch, WLCSP package.




Figure 1. Typical Application

## **Ordering Information**

Part Number	Temperature Range	Package	PN Bits: IC_INFO[4:2]	Packing Method
FAN54010UCX <sup>(1)</sup>	-40 to 85°C	20-Bump, Wafer-Level	011	Tape and Reel
FAN54011UCX <sup>(1)</sup>	-40 to 85°C	Chip-Scale Package	001	Tape and Reel
FAN54012UCX <sup>(1)</sup>	-40 to 85°C	(WLCSP), 0.4 mm Pitch,	011	Tape and Reel
FAN54013UCX	-40 to 85°C	Estimated Size:	101	Tape and Reel
FAN54014UCX <sup>(1)</sup>	-40 to 85°C	1.96 x 1.87 mm	111	Tape and Reel

Note:

1. Preliminary release only; please contact a Fairchild representative for information about part availability.

#### Table 1. Feature Comparison Summary

Part Number	PN Bits: REG3[4:2]	Slave Address	Automatic Charge	Special Charger <sup>(2)</sup>	Safety Limits	Battery Absent Behavior	E2 Pin	VREG (E3 Pin)
FAN54010UCX	011	1101011	Yes	No	No	OFF	AUXPWR	
FAN54011UCX	001	1101011	No	No	No	OFF	(Connect	PMID
FAN54012UCX	011	1101011	Yes	No	No	ON	to VBAT)	
FAN54013UCX	101	1101011	Yes	Yes	Yes	OFF	DISABLE	1.0\/
FAN54014UCX	111	1101011	No	Yes	Yes	OFF	DISABLE	1.8V

Note:


2. A "special charger" is a current-limited charger that is not a USB compliant source.

#### Table 2. Recommended External Components

Component	Description	Vendor	Parameter	Тур.	Unit
L1	1 μH ±20%, 1.6 A DCR=55 mΩ, 2520	Murata: LQM2HPN1R0		1.0	
	1 μH ±30%, 1.4A DCR=85 mΩ, 2016	Murata: LQM2MPN1R0	- L 1.0		μH
C <sub>BAT</sub>	10 µF, 20%, 6.3 V, X5R, 0603	Murata: GRM188R60J106M TDK: C1608X5R0J106M	С	10	μF
C <sub>MID</sub>	4.7 µF, 10%, 6.3 V, X5R, 0603	Murata: GRM188R60J475K TDK: C1608X5R0J475K	C <sup>(3)</sup>	4.7	μF
C <sub>BUS</sub>	1.0 μF, 10%, 25 V, X5R, 0603	Murata GRM188R61E105K TDK:C1608X5R1E105M	С	1.0	μF

#### Note:

3. A 6.3 V rating is sufficient for  $C_{MID}$  since PMID is protected from over-voltage surges on VBUS by Q3 (Figure 3).



#### **Pin Configuration** (A4) (A3) (A2) (A2) (A3) (A4) (A1) (A1) (B4) (B3) (B1) (B2) **B**3 (B4) (B2) (B1) (C1) C2) C3) C4) (C4) **C**3 C2 (C1) (D1) (D2) **D**3 **D**4 (D4) (D2) (D3) (D1) (E3) (E1) (E2) (E4) (E4) (E3) (E2) (E1) **Top View Bottom View**

Figure 4. WLCSP-20 Pin Assignments

## **Pin Definitions**

Pin #	Name	Part #	Description
A1, A2	VBUS	ALL	Charger Input Voltage and USB-OTG output voltage. Bypass with a 1 µF capacitor to PGND.
A3	NC	ALL	No Connect. No external connection is made between this pin and the IC's internal circuitry.
A4	SCL	ALL	I <sup>2</sup> C Interface Serial Clock. This pin should not be left floating.
B1-B3	PMID	ALL	<b>Power Input Voltage</b> . Power input to the charger regulator, bypass point for the input current sense, and high-voltage input switch. Bypass with a minimum of 4.7 $\mu$ F, 6.3 V capacitor to PGND.
B4	SDA	ALL	I <sup>2</sup> C Interface Serial Data. This pin should not be left floating.
C1-C3	SW	ALL	Switching Node. Connect to output inductor.
C4	STAT	ALL	Status. Open-drain output indicating charge status. The IC pulls this pin LOW when charging.
D1-D3	PGND	ALL	<b>Power Ground</b> . Power return for gate drive and power transistors. The connection from this pin to the bottom of $C_{\text{MID}}$ should be as short as possible.
D4	OTG	ALL	<b>On-The-Go</b> . Enables boost regulator in conjunction with OTG_EN and OTG_PL bits ( <i>see Table 16</i> ). On VBUS Power-On Reset (POR), this pin sets the input current limit for t <sub>15MIN</sub> charging.
E1	CSIN	ALL	<b>Current-Sense Input</b> . Connect to the sense resistor in series with the battery. The IC uses this node to sense current into the battery. Bypass this pin with a $0.1\mu$ F capacitor to PGND.
E2	AUXPWR	10, 11, 12	Auxiliary Power. Connect to the battery pack to provide IC power during High-Impedance Mode. Bypass with a 1 $\mu$ F capacitor to PGND.
E2	DISABLE	13, 14,	<b>Charge Disable</b> . If this pin is HIGH, charging is disabled. When LOW, charging is controlled by the I <sup>2</sup> C registers. When this pin is HIGH, the 15-minute timer is reset. This pin does not affect the 32-second timer.
E3	VREG	ALL	<b>Regulator Output</b> . Connect to a 1 $\mu$ F capacitor to PGND. This pin can supply up to 2 mA of DC load current. For FAN54010-FAN54012, the output voltage is PMID, which is limited to 6.5 V. For FAN54013-FAN54014, the output voltage is regulated to 1.8 V.
E4	VBAT	ALL	<b>Battery Voltage</b> . Connect to the positive (+) terminal of the battery pack. Bypass with a 0.1 $\mu$ F capacitor to PGND if the battery is connected through long leads.

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Para	meter	Min.	Max.	Unit	
V	VBUS Voltage	Con	tinuous	$ \begin{array}{c ccccc} -1.4 \\ -1.4 \\ 20.0 \\ \hline -0.3 \\ 16.0 \\ \hline -0.3 \\ -0.3 \\ -0.3 \\ 6.5^{(4)} \\ \hline 4 \\ 2000 \\ \end{array} $	20.0	V	
V <sub>BUS</sub>	VB03 Vollage	Puls	sed, 100 ms Maximum Non-Repetitive	-2.0	20.0	v	
V <sub>STAT</sub>	STAT Voltage			-0.3	16.0	V	
V	PMID Voltage				7.0	V	
Vi	SW, CSIN, VBAT, AUXPWR,	DISABLE	E Voltage	-0.3	7.0	v	
Vo	Voltage on Other Pins			-0.3	6.5 <sup>(4)</sup>	V	
dV <sub>BUS</sub> dt	Maximum V <sub>BUS</sub> Slope above s	5.5 V whe	n Boost or Charger are Active		4	V/µs	
ESD	Electrostatic Discharge	Hun	nan Body Model per JESD22-A114	20	000	V	
ESD	Protection Level	Cha	rged Device Model per JESD22-C101	5	00	v	
TJ	Junction Temperature			-40	+150	°C	
T <sub>STG</sub>	Storage Temperature			-65	+150	°C	
TL	Lead Soldering Temperature,	10 Seco	nds		+260	°C	

Note:

4. Lesser of 6.5 V or  $V_1$  + 0.3 V.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter		Min.	Max.	Unit
V <sub>BUS</sub>	Supply Voltage		4	6	V
V <sub>BAT(MAX)</sub>	Maximum Battery Voltage when Boost enabled			4.5	V
	Negative VBUS Slew Rate during VBUS Short Circuit,	T <sub>A</sub> <u>&lt;</u> 60°C		4	Mus
dt	$C_{MID} \leq 4.7 \ \mu F$ (see VBUS Short While Charging)	T <sub>A</sub> <u>≥</u> 60°C		2	V/μs
T <sub>A</sub>	Ambient Temperature		-30	+85	°C
TJ	Junction Temperature (see Thermal Regulation and Prote	ection section)	-30	+120	°C

## **Thermal Properties**

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature  $T_{J(max)}$  at a given ambient temperature  $T_A$ . *For measured data, see Table 11.* 

Symbol	Parameter	Typical	Unit
$\theta_{JA}$	Junction-to-Ambient Thermal Resistance	60	°C/W
$\theta_{JB}$	Junction-to-PCB Thermal Resistance	20	°C/W

## **Electrical Specifications**

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for  $T_J$  and  $T_A$ ;  $V_{BUS}$ =5.0 V; HZ\_MODE; OPA\_MODE=0; (Charge Mode); SCL, SDA, OTG=0 or 1.8 V; and typical values are for  $T_J$ =25°C.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
Power Supp	lies						
		$V_{BUS} > V_{BUS(min)}, PW$	M Switching		10		mA
I <sub>VBUS</sub>	VBUS Current	Not Switching (Batte	V <sub>BUS</sub> > V <sub>BUS(min)</sub> ; PWM Enabled, Not Switching (Battery OVP Condition); I_IN Setting=100mA		2.5		mA
		0°C < T <sub>J</sub> < 85°C, HZ V <sub>BAT</sub> < V <sub>LOWV</sub> , 32S M			63	90	μA
I <sub>LKG</sub>	VBAT to VBUS Leakage Current	0°C < T <sub>J</sub> < 85°C, HZ V <sub>BAT</sub> =4.2 V, V <sub>BUS</sub> =0			0.2	5.0	μA
I	Battery Discharge Current in High-	0°C < T <sub>J</sub> < 85°C, HZ V <sub>BAT</sub> =4.2 V	_MODE=1,			20	
I <sub>BAT</sub>	Impedance Mode		FAN54013-14, DISABLE=1, 0°C < T <sub>J</sub> < 85°C, V <sub>BAT</sub> =4.2 V			10	μA
Charger Vol	tage Regulation						
	Charge Voltage Range			3.5		4.4	
VOREG	Charge Veltage Assurable	T <sub>A</sub> =25°C		-0.5%		+0.5%	V
	Charge Voltage Accuracy	T <sub>J</sub> =0 to 125°C		-1%		+1%	l
Charging Cu	urrent Regulation						
	Output Charge Current Range	$V_{LOWV} < V_{BAT} < V_{ORE}$ R <sub>SENSE</sub> =68m $\Omega$	G	550		1450	mA
	Charge Current Accuracy Across R <sub>SENSE</sub>	20 mV <u>&lt;</u> V <sub>IREG</sub> <u>&lt;</u>	FAN54010-12	95	100	105	%
OCHRG		40 mV	FAN54013-14	92	97	102	
			FAN54010-12	97	100	103	
		$V_{IREG}$ > 40 mV	FAN54013-14	94	97	100	I
Weak Batter	y Detection						
	Weak Battery Threshold Range			3.4		3.7	V
VLOWV	Weak Battery Threshold Accuracy			-5		+5	%
	Weak Battery Deglitch Time	Rising Voltage			30		ms
Logic Levels	s: DISABLE, SDA, SCL, OTG			•		1	
VIH	High-Level Input Voltage			1.05			V
VIL	Low-Level Input Voltage					0.4	V
I <sub>IN</sub>	Input Bias Current	Input Tied to GND o	r V <sub>IN</sub>		0.01	1.00	μA
Charge Tern	nination Detection			1			
	Termination Current Range	V <sub>BAT</sub> > V <sub>OREG</sub> – V <sub>RCH</sub>	, $R_{SENSE}$ =68 m $\Omega$	50		400	mA
		$\frac{[V_{CSIN} - V_{BAT}] \text{ from 3 mV to 20 mV}}{[V_{CSIN} - V_{BAT}] \text{ from 20 mV to 40 mV}}$		-25		+25	1
I <sub>(TERM)</sub>	Termination Current Accuracy			-5		+5	%
	Termination Current Deglitch Time	2 mV Overdrive			30		ms
1.8V Linear	Regulator	-		1			
V <sub>REG</sub>	1.8 V Regulator Output	I <sub>REG</sub> from 0 to 2 mA,	FAN54013-14	1.7	1.8	1.9	V

Continued on the following page...

## **Electrical Specifications**

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for  $T_J$  and  $T_A$ ;  $V_{BUS}$ =5.0 V; HZ\_MODE; OPA\_MODE=0; (Charge Mode); SCL, SDA, OTG=0 or 1.8 V; and typical values are for  $T_J$ =25°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Input Power	Source Detection					
V <sub>IN(MIN)1</sub>	VBUS Input Voltage Rising	To Initiate and Pass VBUS Validation		4.29	4.42	V
V <sub>IN(MIN)2</sub>	Minimum VBUS During Charge	During Charging		3.71	3.94	V
t <sub>VBUS_VALID</sub>	VBUS Validation Time			30		ms
Special Cha	<b>rger (V<sub>BUS</sub>)</b> (FAN54013, FAN54014)			1		
V <sub>SP</sub>	Special Charger Setpoint Accuracy		-3		+3	%
Input Currer	nt Limit			1	I	
		I <sub>IN</sub> Set to 100 mA	88	93	98	Ι.
IINLIM	Input Current Limit Threshold	I <sub>IN</sub> Set to 500 mA	450	475	500	mA
V <sub>REF</sub> Bias Ge	enerator					4
	Bias Regulator Voltage	$V_{BUS} > V_{IN(MIN)}$ or $V_{BAT} > V_{BAT(MIN)}$			6.5	V
V <sub>REF</sub>	Short-Circuit Current Limit			20		mA
Battery Recl	harge Threshold			1		
	Recharge Threshold	Below V <sub>(OREG)</sub>	100	120	150	mV
V <sub>RCH</sub>	Deglitch Time	V <sub>BAT</sub> Falling Below V <sub>RCH</sub> Threshold		130		ms
STAT Outpu	t			1		
V <sub>STAT(OL)</sub>	STAT Output Low	I <sub>STAT</sub> =10 mA			0.4	V
I <sub>STAT(OH)</sub>	STAT High Leakage Current	V <sub>STAT</sub> =5 V			1	μA
Battery Dete	ection			1 1		
IDETECT	Battery Detection Current before Charge Done (Sink Current) <sup>(5)</sup>	Begins after Termination Detected		-0.80		mA
t <sub>DETECT</sub>	Battery Detection Time	and $V_{BAT} \leq V_{OREG} - V_{RCH}$		262		ms
Sleep Comp	arator					
$V_{SLP}$	Sleep-Mode Entry Threshold, V <sub>BUS</sub> – V <sub>BAT</sub>	$2.3 \text{ V} \leq \text{V}_{\text{BAT}} \leq \text{V}_{\text{OREG}}, \text{V}_{\text{BUS}}$ Falling	0	0.04	0.10	V
t <sub>SLP_EXIT</sub>	Deglitch Time for VBUS Rising Above $V_{BAT}$ by $V_{SLP}$	Rising Voltage		30		ms
Power Switc	ches (see Figure 3)					
	Q3 On Resistance (VBUS to PMID)	I <sub>IN(LIMIT)</sub> =500 mA		180	250	
R <sub>DS(ON)</sub>	Q1 On Resistance (PMID to SW)			130	225	mΩ
	Q2 On Resistance (SW to GND)			150	225	
Charger PW	M Modulator				D	
f <sub>SW</sub>	Oscillator Frequency		2.7	3.0	3.3	MHz
D <sub>MAX</sub>	Maximum Duty Cycle				100	%
D <sub>MIN</sub>	Minimum Duty Cycle			0		%
I <sub>SYNC</sub>	Synchronous to Non-Synchronous Current Cut-Off Threshold <sup>(6)</sup>	Low-Side MOSFET (Q2) Cycle-by- Cycle Current Limit		140		mA

Continued on the following page...

7

## **Electrical Specifications**

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for  $T_J$  and  $T_A$ ;  $V_{BUS}$ =5.0 V; HZ\_MODE; OPA\_MODE=0; (Charge Mode); SCL, SDA, OTG=0 or 1.8 V; and typical values are for  $T_J$ =25°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Boost Mode	Operation (OPA_MODE=1, HZ_MOD	DE=0)				
		$2.5 V < V_{BAT} < 4.5 V$ , $I_{LOAD}$ from 0 to 200 mA	4.80	5.07	5.17	
V <sub>BOOST</sub>	Boost Output Voltage at VBUS	$3.0 \text{ V} < \text{V}_{\text{BAT}} < 4.5 \text{ V}, \text{ I}_{\text{LOAD}} \text{ from 0 to}$ 500 mA	4.77	5.07	5.17	- V
I <sub>BAT(BOOST)</sub>	Boost Mode Quiescent Current	PFM Mode, V <sub>BAT</sub> =3.6 V, I <sub>OUT</sub> =0		140	300	μA
ILIMPK(BST)	Q2 Peak Current Limit		1272	1590	1908	mA
	Minimum Battery Voltage for Boost	While Boost Active		2.42		v
UVLO <sub>BST</sub>	Operation	To Start Boost Regulator		2.58	2.70	V
VBUS Load	Resistance		·			
D		Normal Operation		1500		KΩ
R <sub>vbus</sub>	VBUS to PGND Resistance	Charger Validation		100		Ω
Protection a	nd Timers					
VIDULO	VBUS Over-Voltage Shutdown	V <sub>BUS</sub> Rising	6.09	6.29	6.49	V
VBUS <sub>OVP</sub>	Hysteresis	V <sub>BUS</sub> Falling		100		mV
I <sub>LIMPK(CHG)</sub>	Q1 Cycle-by-Cycle Peak Current Limit	Charge Mode		2.3		А
V	Battery Short-Circuit Threshold	V <sub>BAT</sub> Rising	1.95	2.00	2.05	V
VSHORT	Hysteresis	V <sub>BAT</sub> Falling		100		mV
I <sub>SHORT</sub>	Linear Charging Current	V <sub>BAT</sub> < V <sub>SHORT</sub>	20	30	40	mA
т	Thermal Shutdown Threshold <sup>(7)</sup>	T <sub>J</sub> Rising		145		°C
T <sub>SHUTDWN</sub>	Hysteresis <sup>(7)</sup>	T <sub>J</sub> Falling		10		
T <sub>CF</sub>	Thermal Regulation Threshold <sup>(7)</sup>	Charge Current Reduction Begins		120		°C
t <sub>INT</sub>	Detection Interval			2.1		s
t	32-Second Timer <sup>(8)</sup>	Charger Enabled	20.5	25.2	28.0	
t <sub>32S</sub>		Charger Disabled	18.0	25.2	34.0	S
t <sub>15MIN</sub>	15-Minute Timer	15-Minute Mode (FAN54013-14)	12.0	13.5	15.0	min
$\Delta t_{LF}$	Low-Frequency Timer Accuracy	Charger Inactive	-25		25	%

Notes:

5. Negative current is current flowing from the battery to VBUS (discharging the battery).

6. Q2 always turns on for 60 ns, then turns off if current is below I<sub>SYNC</sub>.

7. Guaranteed by design; not tested in production.

8. This tolerance (%) applies to all timers on the IC, including soft-start and deglitching timers.

## I<sup>2</sup>C Timing Specifications

Guaranteed by design.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		Standard Mode			100	
		Fast Mode			400	
f <sub>SCL</sub>	SCL Clock Frequency	High-Speed Mode, C <sub>B</sub> <u>&lt;</u> 100 pF			3400	kHz
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF			1700	
	Bus-Free Time between STOP	Standard Mode		4.7		
t <sub>BUF</sub>	and START Conditions	Fast Mode		1.3		μS
		Standard Mode		4		μS
t <sub>HD;STA</sub>	START or Repeated START Hold Time	Fast Mode		600		ns
		High-Speed Mode		160		ns
		Standard Mode		4.7		μS
		Fast Mode		1.3		μS
t <sub>LOW</sub>	SCL LOW Period	High-Speed Mode, $C_B \leq 100 \text{ pF}$		160		, ns
		High-Speed Mode, $C_B \le 400 \text{ pF}$		320		ns
		Standard Mode		4		μS
		Fast Mode		600		ns
t <sub>HIGH</sub>	SCL HIGH Period	High-Speed Mode, $C_B \leq 100 \text{ pF}$		60		ns
		High-Speed Mode, $C_B \le 400 \text{ pF}$		120		ns
		Standard Mode		4.7		μS
t <sub>SU;STA</sub>	Repeated START Setup Time	Fast Mode		600		ns
,		High-Speed Mode		160		ns
		Standard Mode		250		
t <sub>su;dat</sub>	Data Setup Time	Fast Mode		100		ns
		High-Speed Mode		10		
		Standard Mode	0		3.45	μS
		Fast Mode	0		900	ns
t <sub>hd;dat</sub>	Data Hold Time	High-Speed Mode, $C_B \leq 100 \text{ pF}$	0		70	ns
		High-Speed Mode, $C_B \le 400 \text{ pF}$	0		150	ns
		Standard Mode	20+0	).1C <sub>B</sub>	1000	
		Fast Mode	20+0	).1C <sub>B</sub>	300	
t <sub>RCL</sub>	SCL Rise Time	High-Speed Mode, $C_B \leq 100 \text{ pF}$		10	80	ns
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF		20	160	
		Standard Mode	20+0	).1C <sub>B</sub>	300	
		Fast Mode	20+0	).1C <sub>B</sub>	300	
t <sub>FCL</sub>	SCL Fall Time	High-Speed Mode, $C_B \leq 100 \text{ pF}$		10	40	ns
		High-Speed Mode, $C_B \leq 400 \text{ pF}$		20	80	ŀ
		Standard Mode	20+0	).1C <sub>в</sub>	1000	
t <sub>RDA</sub>	SDA Rise Time Rise Time of SCL after a	Fast Mode		).1C <sub>B</sub>	300	
t <sub>RCL1</sub>	Repeated START Condition	High-Speed Mode, $C_B \leq 100 \text{ pF}$		10	80	ns
	and after ACK Bit	High-Speed Mode, $C_B \le 400 \text{ pF}$		20	160	


Continued on the following page...

## I<sup>2</sup>C Timing Specifications


Guaranteed by design.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>FDA</sub>		Standard Mode	20+0	).1C <sub>B</sub>	300	ns
		Fast Mode	20+0	).1C <sub>в</sub>	300	
	SDA Fall Time	High-Speed Mode, $C_B \leq 100 \text{ pF}$		10	80	
		High-Speed Mode, $C_B \leq 400 \text{ pF}$		20	160	
		Standard Mode		4		μS
t <sub>su;sто</sub>	Stop Condition Setup Time	Fast Mode		600		ns
		High-Speed Mode		160		ns
CB	Capacitive Load for SDA, SCL				400	pF

## **Timing Diagrams**








Note A: First rising edge of SCLH after Repeated Start and after each ACK bit.







900

**Charge Mode Typical Characteristics** 

180

Unless otherwise specified, circuit of Figure 1, V<sub>OREG</sub>=4.2 V, V<sub>BUS</sub>=5.0 V, and T<sub>A</sub>=25°C.





5




10C, 3.6VBAT

+25C, 3.6VBAT +85C, 3.6VBAT


400

## **Boost Mode Typical Characteristics**

Unless otherwise specified, using circuit of Figure 1, V<sub>BAT</sub>=3.6 V, T<sub>A</sub>=25°C.












Figure 25. Quiescent Current

Figure 22. Efficiency Over Temperature

VBUS Load Current (mA)

200

300

100

95

90

85

80

75

0

100






Figure 24. Output Regulation Over Temperature







High-Z Mode Current (µA)









### **Circuit Description / Overview**

When charging batteries with a current-limited input source, such as USB, a switching charger's high efficiency over a wide range of output voltages minimizes charging time.

FAN5401X combines a highly integrated synchronous buck regulator for charging with a synchronous boost regulator, which can supply 5 V to USB On-The-Go (OTG) peripherals. The regulator employs synchronous rectification for both the charger and boost regulators to maintain high efficiency over a wide range of battery voltages and charge states.

The FAN5401X has three operating modes:

- 1. Charge Mode: Charges a single-cell Li-ion or Li-polymer battery.
- Boost Mode: Provides 5 V power to USB-OTG with an integrated synchronous rectification boost regulator using the battery as input.
- High-Impedance Mode: Both the boost and charging circuits are OFF in this mode. Current flow from VBUS to the battery or from the battery to VBUS is blocked in this mode. This mode consumes very little current from VBUS or the battery.

Note: Default settings are denoted by **bold typeface**.

#### **Charge Mode**

In Charge Mode, FAN5401X employs four regulation loops:

- Input Current: Limits the amount of current drawn from VBUS. This current is sensed internally and can be programmed through the I<sup>2</sup>C interface.
- Charging Current: Limits the maximum charging current. This current is sensed using an external R<sub>SENSE</sub> resistor.
- Charge Voltage: The regulator is restricted from exceeding this voltage. As the internal battery voltage rises, the battery's internal impedance and R<sub>SENSE</sub> work in conjunction with the charge voltage regulation to decrease the amount of current flowing to the battery. Battery charging is completed when the voltage across R<sub>SENSE</sub> drops below the I<sub>TERM</sub> threshold.
- Temperature: If the IC's junction temperature reaches 120°C, charge current is reduced until the IC's temperature stabilizes at 120°C.
- An additional loop limits the amount of drop on VBUS to a programmable voltage (V<sub>SP</sub>) to accommodate "special chargers" that limit current to a lower current than might be available from a "normal" USB wall charger.

#### **Battery Charging Curve**

If the battery voltage is below V<sub>SHORT</sub>, a linear current source pre-charges the battery until V<sub>BAT</sub> reaches V<sub>SHORT</sub>. The PWM charging circuit is then started and the battery is charged with a constant current if sufficient input power is available. The current slew rate is limited to prevent overshoot.

The FAN5401X is designed to work with a current-limited input source at VBUS. During the current regulation phase of charging,  $I_{INLIM}$  or the programmed charging current limits the amount of current available to charge the battery and power the system. The effect of  $I_{INLIM}$  on  $I_{CHARGE}$  can be seen in Figure 36.





Figure 35. Charge Curve, ICHARGE Not Limited by IINLIM



#### Figure 36. Charge Curve, IINLIM Limits ICHARGE

Assuming that V<sub>OREG</sub> is programmed to the cell's fully charged "float" voltage, the current that the battery accepts with the PWM regulator limiting its output (sensed at VBAT) to V<sub>OREG</sub> declines, and the charger enters the voltage regulation phase of charging. When the current declines to the programmed I<sub>TERM</sub> value, the charge cycle is complete. Charge current termination can be disabled by resetting the TE bit (REG1[3]).

The charger output or "float" voltage can be programmed by the OREG bits from 3.5 V to 4.44 V in 20 mV increments, as shown in Table 3.

## Table 3. OREG Bits (OREG[7:2]) vs. Charger $V_{OUT}$ ( $V_{OREG}$ ) Float Voltage

Decimal	Hex	VOREG	Decimal	Hex	VOREG
0	00	3.50	32	20	4.14
1	01	3.52	33	21	4.16
2	02	3.54	34	22	4.18
3	03	3.56	35	23	4.20
4	04	3.58	36	24	4.22
5	05	3.60	37	25	4.24
6	06	3.62	38	26	4.26
7	07	3.64	39	27	4.28
8	08	3.66	40	28	4.30
9	09	3.68	41	29	4.32
10	0A	3.70	42	2A	4.34
11	0B	3.72	43	2B	4.36
12	0C	3.74	44	2C	4.38
13	0D	3.76	45	2D	4.40
14	0E	3.78	46	2E	4.42
15	0F	3.80	47	2F	4.44
16	10	3.82	48	30	4.44
17	11	3.84	49	31	4.44
18	12	3.86	50	32	4.44
19	13	3.88	51	33	4.44
20	14	3.90	52	34	4.44
21	15	3.92	53	35	4.44
22	16	3.94	54	36	4.44
23	17	3.96	55	37	4.44
24	18	3.98	56	38	4.44
25	19	4.00	57	39	4.44
26	1A	4.02	58	3A	4.44
27	1B	4.04	59	3B	4.44
28	1C	4.06	60	3C	4.44
29	1D	4.08	61	3D	4.44
30	1E	4.10	62	3E	4.44

The following charging parameters can be programmed by the host through  $I^2C$ :

Table 4.	Programmable	Charging	Parameters
----------	--------------	----------	------------

Parameter	Name	Register				
Output Voltage Regulation	VOREG	REG2[7:2]				
Battery Charging Current Limit	I <sub>OCHRG</sub>	REG4[6:4]				
Input Current Limit	I <sub>INLIM</sub>	REG1[7:6]				
Charge Termination Limit	I <sub>TERM</sub>	REG4[2:0]				
Weak Battery Voltage	V <sub>LOWV</sub>	REG1[5:4]				

A new charge cycle begins when one of the following occurs:

- The battery voltage falls below V<sub>OREG</sub> V<sub>RCH</sub>
- VBUS Power on Reset (POR) clears and the battery voltage is below the weak battery threshold (V<sub>LOWV</sub>).
   This occurs for all versions except the FAN54011.
- CE or HZ\_MODE is reset through I<sup>2</sup>C write to CONTROL1 (R1) register.

#### Charge Current Limit (IOCHARGE)

## Table 5. I<sub>OCHARGE</sub> (REG4 [6:4]) Current as Function of I<sub>OCHARGE</sub> Bits and R<sub>SENSE</sub> Resistor Values

DEC	BIN	HEX	V <sub>RSENSE</sub> (mV)	I <sub>OCHARGE</sub> (mA)		
DEC	DIN			68mΩ	100mΩ	
0	000	00	37.4	550	374	
1	001	01	44.2	650	442	
2	010	02	51.0	750	510	
3	011	03	57.8	850	578	
4	100	04	71.4	1050	714	
5	101	05	78.2	1150	782	
6	110	06	91.8	1350	918	
7	111	07	98.6	1450	986	

#### **Termination Current Limit**

Current charge termination is enabled when TE (REG1[3])=1. Typical termination current values are given in Table 6.

## Table 6. $I_{\text{TERM}}$ Current as Function of $I_{\text{TERM}}$ Bits (REG4[2:0]) and $R_{\text{SENSE}}$ Resistor Values

	FAN540	10-FAI	N54012	FAN54013-FAN54014		
L	VRSENSE	I <sub>TERM</sub> (mA)		VRSENSE	I <sub>TERM</sub> (mA)	
I <sub>TERM</sub>	(mV)	68 mΩ	100 mΩ	(mV)	68 mΩ	100 mΩ
0	3.4	50	34	3.3	49	33
1	6.8	100	68	6.6	97	66
2	10.2	150	102	9.9	146	99
3	13.6	200	136	13.2	194	132
4	17.0	250	170	16.5	243	165
5	20.4	300	204	19.8	291	198
6	23.8	350	238	23.1	340	231
7	27.2	400	272	26.4	388	264

When the charge current falls below  $I_{TERM}$ , PWM charging stops and the STAT bits change to READY (00) for about 500 ms while the IC determines whether the battery and charging source are still connected. STAT then changes to CHARGE DONE (10), provided the battery and charger are still connected.

### **PWM Controller in Charge Mode**

The IC uses a current-mode PWM controller to regulate the output voltage and battery charge currents. The synchronous rectifier (Q2) has a negative current limit that turns off Q2 at 140 mA to prevent current flow from the battery.

#### **Safety Timer**

#### Section references Figure 41 and Figure 42.

At the beginning of charging, the IC starts a 15-minute timer ( $t_{15MIN}$ ). When this timer times out, charging is terminated. Writing to any register through I<sup>2</sup>C stops and resets the  $t_{15MIN}$  timer, which in turn starts a 32-second timer ( $t_{32S}$ ). Setting the TMR\_RST bit (REG0[7]) resets the  $t_{32S}$  timer. If the  $t_{32S}$  timer times out, charging is terminated, the registers are set to their default values, and charging resumes using the default values with the  $t_{15MIN}$  timer running.

Normal charging is controlled by the host with the  $t_{32S}$  timer running to ensure that the host is alive. Charging with the  $t_{15\text{MIN}}$  timer running is used for charging that is unattended by the host. If the  $t_{15\text{MIN}}$  timer expires, the IC turns off the charger, sets the  $\overline{CE}$  bit, and indicates a timer fault (110) on the FAULT bits (REG0[2:0]). This sequence prevents overcharge if the host fails to reset the  $t_{32S}$  timer.

#### V<sub>BUS</sub> POR / Non-Compliant Charger Rejection

When the IC detects that  $V_{BUS}$  has risen above  $V_{IN(MIN)1}$  (4.4 V), the IC applies a  $100\Omega$  load from VBUS to GND. To clear the VBUS POR (Power-On-Reset) and begin charging, VBUS must remain above  $V_{IN(MIN)1}$  and below VBUS\_OVP for  $t_{VBUS\_VALID}$  (30 ms) before the IC initiates charging. The VBUS validation sequence always occurs before charging is initiated or re-initiated (for example, after a VBUS OVP fault or a  $V_{RCH}$  recharge initiation).

 $t_{VBUS\_VALID}$  ensures that unfiltered 50/60 Hz chargers and other non-compliant chargers are rejected.

### **USB-Friendly Boot Sequence**

#### For FAN54010/12/13, NOT FAN54011/14

At VBUS POR, when the battery voltage is above the weak battery threshold (VLOWV), the IC operates in accordance with its  $I^2C$  register settings. If  $V_{BAT} < V_{LOWV}$ , the IC sets all registers to their default values and enables the charger using an input current limit controlled by the OTG pin (100 mA if OTG is LOW and 500 mA if OTG is HIGH). This feature can revive a battery whose voltage is too low to ensure reliable host operation. Charging continues in the absence of host communication even after the battery has reached V<sub>OREG</sub>, whose default value is 3.54 V, and the charger remains active until t<sub>15MIN</sub> times out. Once the host processor begins writing to the IC, charging parameters are set by the host, which must continually reset the t<sub>325</sub> timer to continue charging using the programmed charging parameters. If t<sub>32S</sub>.times out, the register defaults are loaded, the FAULT bits are set to 110, STAT is pulsed HIGH, and charging continues with default charge parameters.

The FAN54011 and FAN54014 do not automatically initiate charging at VBUS POR. Instead, they wait for the host to initiate charging through  $I^2C$  commands.


#### **Input Current Limiting**


To minimize charging time without overloading VBUS current limitations, the IC's input current limit can be programmed by the  $I_{\text{INLIM}}$  bits (REG1[7:6]).


#### Table 7. Input Current Limit

I <sub>INLIM</sub> REG1[7:6]	Input Current Limit
00	100 mA
01	500 mA
10	800 mA
11	No limit

For all versions except the FAN54011/14, the OTG pin establishes the input current limit when  $t_{15MIN}$  is running. For the FAN54011 and FAN54014, no charging occurs automatically at VBUS POR; the input current limit is established by the  $I_{INLIM}$  bits.











Figure 41. Timer Flow Chart for FAN54010, FAN54012, FAN54013





#### **Special Charger**

#### FAN54013, FAN54014 Only

The FAN54013 and FAN54014 have additional functionality to limit input current in case a current-limited "special charger" is supplying VBUS. These slowly increase the charging current until either:

I<sub>INLIM</sub> or I<sub>OCHARGE</sub> is reached

or

V<sub>BUS</sub>=V<sub>SP</sub>.

If V<sub>BUS</sub> collapses to V<sub>SP</sub> when the current is ramping up, the FAN54013 and FAN54014 charge with an input current that keeps V<sub>BUS</sub>=V<sub>SP</sub>. When the V<sub>SP</sub> control loop is limiting the charge current, the SP bit (REG5[4]) is set.

#### Table 8. V<sub>SP</sub> as Function of SP Bits (REG5[2:0])

S			
DEC	BIN	HEX	V <sub>SP</sub>
0	000	00	4.213
1	001	01	4.293
2	010	02	4.373
3	011	03	4.453
4	100	04	4.533
5	101	05	4.613
6	110	06	4.693
7	111	07	4.773

#### Safety Settings

#### FAN54013 and FAN54014 Only

The FAN54013 and FAN54014 contain a SAFETY register (REG6) that prevents the values in OREG (REG2[7:2]) and IOCHARGE (REG4[6:4]) from exceeding the values of the VSAFE and ISAFE values.

After  $V_{BAT}$  exceeds  $V_{SHORT}$ , the SAFETY register is loaded with its default value and may be written only before any other register is written. After writing to any other register, the SAFETY register is locked until  $V_{BAT}$  falls below  $V_{SHORT}$ .

The ISAFE (REG6[6:4]) and VSAFE (REG6[3:0]) registers establish values that limit the maximum values of  $I_{OCHARGE}$  and  $V_{OREG}$  used by the control logic. If the host attempts to write a value higher than VSAFE or ISAFE to OREG or IOCHARGE, respectively; the VSAFE, ISAFE value appears as the OREG, IOCHARGE register value, respectively.

## Table 9. I<sub>SAFE</sub> (I<sub>OCHARGE</sub> Limit) as Function of ISAFE Bits (REG6[6:4])

ISAFE (RE	G6[6:4])
-----------	----------

DEC	EC BIN HEX VRSENSE (mV)			<sub>E</sub> (mA)	
DEC	DIN	ПЕЛ	V <sub>RSENSE</sub> (mV)	68 mΩ	100 mΩ
0	000	00	37.4	550	374
1	001	01	44.2	650	442
2	010	02	51.0	750	510
3	011	03	57.8	850	578
4	100	04	71.4	1050	714
5	101	05	78.2	1150	782
6	110	06	91.8	1350	918
7	111	07	98.6	1450	986

## Table 10. V<sub>SAFE</sub> (V<sub>OREG</sub> Limit) as Function of VSAFE Bits (REG6[3:0])

VSAFE (REG6[3:0])				
DEC	BIN	HEX	Max. OREG VOR (REG2[7:2]) Max	
0	0000	00	100011	4.20
1	0001	00	100100	4.22
2	0010	01	100101	4.24
3	0011	02	100110	4.26
4	0100	03	100111	4.28
5	0101	04	101000	4.30
6	0110	05	101001	4.32
7	0111	06	101010	4.34
8	1000	07	101011	4.36
9	1001	08	101100	4.38
10	1010	09	101101	4.40
11	1011	0A	101110	4.42
12	1100	0B	101111	4.44
13	1101	0C	110000	4.44
14	1110	0D	110001	4.44
15	1111	0E	110010	4.44

#### Thermal Regulation and Protection

When the IC's junction temperature reaches  $T_{CF}$  (about 120°C), the charger reduces its output current to 550 mA to prevent overheating. If the temperature increases beyond  $T_{SHUTDOWN}$ ; charging is suspended, the FAULT bits are set to 101, and STAT is pulsed HIGH. In Suspend Mode, all timers stop and the state of the IC's logic is preserved. Charging resumes at programmed current after the die cools to about 120°C.