



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Is Now Part of



**ON Semiconductor®**

To learn more about ON Semiconductor, please visit our website at  
[www.onsemi.com](http://www.onsemi.com)

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.



# FAN54015 USB-Compliant Single-Cell Li-Ion Switching Charger with USB-OTG Boost Regulator

## Features

- Fully Integrated, High-Efficiency Charger for Single-Cell Li-Ion and Li-Polymer Battery Packs
- Faster Charging than Linear
- Charge Voltage Accuracy:  $\pm 0.5\%$  at  $25^{\circ}\text{C}$   
 $\pm 1\%$  from 0 to  $125^{\circ}\text{C}$
- $\pm 5\%$  Input Current Regulation Accuracy
- $\pm 5\%$  Charge Current Regulation Accuracy
- 20 V Absolute Maximum Input Voltage
- 6 V Maximum Input Operating Voltage
- 1.45 A Maximum Charge Rate
- Programmable through High-Speed I<sup>2</sup>C Interface (3.4 Mb/s) with Fast Mode Plus Compatibility
  - Input Current
  - Fast-Charge / Termination Current
  - Charger Voltage
  - Termination Enable
- 3 MHz Synchronous Buck PWM Controller with Wide Duty Cycle Range
- Small Footprint 1  $\mu\text{H}$  External Inductor
- Safety Timer with Reset Control
- 1.8 V Regulated Output from VBUS for Auxiliary Circuits
- Dynamic Input Voltage Control
- Low Reverse Leakage to Prevent Battery Drain to VBUS
- 5 V, 500 mA Boost Mode for USB OTG for 3.0 V to 4.5 V Battery Input
- Available in a 1.96 x 1.87 mm, 20-bump, 0.4 mm Pitch WLCSP Package

## Applications

- Cell Phones, Smart Phones, PDAs
- Tablet, Portable Media Players
- Gaming Device, Digital Cameras

## Description

The FAN54015 combines a highly integrated switch-mode charger, to minimize single-cell Lithium-ion (Li-ion) charging time from a USB power source, and a boost regulator to power a USB peripheral from the battery.

The charging parameters and operating modes are programmable through an I<sup>2</sup>C Interface that operates up to 3.4 Mbps. The charger and boost regulator circuits switch at 3 MHz to minimize the size of external passive components.

The FAN54015 provides battery charging in three phases: conditioning, constant current and constant voltage.

To ensure USB compliance and minimize charging time, the input current limit can be changed through the I<sup>2</sup>C by the host processor. Charge termination is determined by a programmable minimum current level. A safety timer with reset control provides a safety backup for the I<sup>2</sup>C host. Charge status is reported to the host through the I<sup>2</sup>C port.

The integrated circuit (IC) automatically restarts the charge cycle when the battery falls below an internal threshold. If the input source is removed, the IC enters a high-impedance mode, preventing leakage from the battery to the input. Charge current is reduced when the die temperature reaches  $120^{\circ}\text{C}$ , protecting the device and PCB from damage.

The FAN54015 can operate as a boost regulator on command from the system. The boost regulator includes a soft-start that limits inrush current from the battery and uses the same external components used for charging the battery.




Figure 1. Typical Application

All trademarks are the property of their respective owners.

## Ordering Information

Part Number	Temperature Range	Package	PN Bits: IC_INFO[4:2]	Packing Method
FAN54015UCX	-40 to 85°C	20-Bump, Wafer-Level Chip-Scale Package (WLCSP), 0.4 mm Pitch, Estimated Size: 1.96 x 1.87 mm	101	Tape and Reel
FAN54015BUCX <sup>(1)</sup>				

**Note:**

1. FAN54015BUCX includes backside lamination.


**Table 1. Feature Summary**

Part Number	Slave Address	Automatic Charge	Special Charger <sup>(2)</sup>	Safety Limits	Battery Absent Behavior	E2 Pin	VREG (E3 Pin)
FAN54015UCX	1101010	Yes	Yes	Yes	ON	DISABLE	1.8 V

**Note:**

2. A “special charger” is a current-limited charger that is not a USB compliant source.

## Block Diagram



**Figure 2. IC and System Block Diagram**

**Table 2. Recommended External Components**

Component	Description	Vendor	Parameter	Typ.	Unit
L1	1 μH ±20%, 1.6 A, DCR=55 mΩ, 2520	Murata: LQM2HPN1R0	L	1.0	μH
	1 μH ±30%, 1.4 A, DCR=85 mΩ, 2016	Murata: LQM2MPN1R0			
C <sub>BAT</sub>	10 μF, 20%, 6.3 V, X5R, 0603	Murata: GRM188R60J106M TDK: C1608X5R0J106M	C	10	μF
C <sub>MID</sub>	4.7 μF, 10%, 6.3 V, X5R, 0603	Murata: GRM188R60J475K TDK: C1608X5R0J475K	C <sup>(3)</sup>	4.7	μF
C <sub>BUS</sub>	1.0 μF, 10%, 25 V, X5R, 0603	Murata GRM188R61E105K TDK:C1608X5R1E105M	C	1.0	μF

**Note:**

3. A 6.3 V rating is sufficient for C<sub>MID</sub> because PMID is protected from over-voltage surges on VBUS by Q3 (Figure 2).

## Pin Configuration




Figure 3. WLCSP-20 Pin Assignments

## Pin Definitions

Pin #	Name	Description
A1, A2	VBUS	<b>Charger Input Voltage</b> and USB-OTG output voltage. Bypass with a 1 $\mu$ F capacitor to PGND.
A3	NC	<b>No Connect.</b> No external connection is made between this pin and the IC's internal circuitry.
A4	SCL	<b>I<sup>2</sup>C Interface Serial Clock.</b> This pin should not be left floating.
B1-B3	PMID	<b>Power Input Voltage.</b> Power input to the charger regulator, bypass point for the input current sense, and high-voltage input switch. Bypass with a minimum of 4.7 $\mu$ F, 6.3 V capacitor to PGND.
B4	SDA	<b>I<sup>2</sup>C Interface Serial Data.</b> This pin should not be left floating.
C1-C3	SW	<b>Switching Node.</b> Connect to output inductor.
C4	STAT	<b>Status.</b> Open-drain output indicating charge status. The IC pulls this pin LOW when charging.
D1-D3	PGND	<b>Power Ground.</b> Power return for gate drive and power transistors. The connection from this pin to the bottom of C <sub>MID</sub> should be as short as possible.
D4	OTG	<b>On-The-Go.</b> Enables boost regulator in conjunction with OTG_EN and OTG_PL bits (see Table 16). On VBUS Power-On Reset (POR), this pin sets the input current limit for t <sub>15MIN</sub> charging.
E1	CSIN	<b>Current-Sense Input.</b> Connect to the sense resistor in series with the battery. The IC uses this node to sense current into the battery. Bypass this pin with a 0.1 $\mu$ F capacitor to PGND.
E2	DISABLE	<b>Charge Disable.</b> If this pin is HIGH, charging is disabled. When LOW, charging is controlled by the I <sup>2</sup> C registers. When this pin is HIGH, the 15-minute timer is reset. This pin does not affect the 32-second timer.
E3	VREG	<b>Regulator Output.</b> Connect to a 1 $\mu$ F capacitor to PGND. This pin can supply up to 2mA of DC load current. The output voltage is PMID, which is limited to 1.8 V.
E4	VBAT	<b>Battery Voltage.</b> Connect to the positive (+) terminal of the battery pack. Bypass with a 0.1 $\mu$ F capacitor to PGND if the battery is connected through long leads.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V <sub>BUS</sub>	VBUS Voltage	Continuous	-1.4	20.0	V
		Pulsed, 100 ms Maximum Non-Repetitive	-2.0		
V <sub>STAT</sub>	STAT Voltage		-0.3	16.0	V
V <sub>I</sub>	PMID Voltage			7.0	V
	SW, CSIN, VBAT, DISABLE Voltage		-0.3	7.0	
V <sub>O</sub>	Voltage on Other Pins		-0.3	6.5 <sup>(4)</sup>	V
$\frac{dV_{BUS}}{dt}$	Maximum V <sub>BUS</sub> Slope above 5.5 V when Boost or Charger are Active			4	V/ $\mu$ s
ESD	Electrostatic Discharge Protection Level	Human Body Model per JESD22-A114	2000		V
		Charged Device Model per JESD22-C101	500		
T <sub>J</sub>	Junction Temperature		-40	+150	°C
T <sub>STG</sub>	Storage Temperature		-65	+150	°C
T <sub>L</sub>	Lead Soldering Temperature, 10 Seconds			+260	°C

### Note:

4. Lesser of 6.5 V or V<sub>I</sub> + 0.3 V.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter		Min.	Max.	Unit
V <sub>BUS</sub>	Supply Voltage		4	6	V
V <sub>BAT(MAX)</sub>	Maximum Battery Voltage when Boost enabled			4.5	V
$\frac{dV_{BUS}}{dt}$	Negative VBUS Slew Rate during VBUS Short Circuit, C <sub>MID</sub> ≤ 4.7 $\mu$ F (see VBUS Short While Charging)	T <sub>A</sub> ≤ 60°C		4	V/ $\mu$ s
		T <sub>A</sub> ≥ 60°C		2	
T <sub>A</sub>	Ambient Temperature		-30	+85	°C
T <sub>J</sub>	Junction Temperature (see Thermal Regulation and Protection section)		-30	+120	°C

## Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature T<sub>J(max)</sub> at a given ambient temperature T<sub>A</sub>. For measured data, see Table 11.

Symbol	Parameter	Typical	Unit
$\theta_{JA}$	Junction-to-Ambient Thermal Resistance	60	°C/W
$\theta_{JB}$	Junction-to-PCB Thermal Resistance	20	°C/W

## Electrical Specifications

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for  $T_J$  and  $T_A$ ;  $V_{BUS}=5.0$  V;  $HZ\_MODE$ ;  $OPA\_MODE=0$ ; (Charge Mode);  $SCL$ ,  $SDA$ ,  $OTG=0$  or 1.8 V; and typical values are for  $T_J=25^\circ\text{C}$ .

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Power Supplies</b>						
$I_{VBUS}$	VBUS Current	$V_{BUS} > V_{BUS(min)}$ , PWM Switching		10		mA
		$V_{BUS} > V_{BUS(min)}$ ; PWM Enabled, Not Switching (Battery OVP Condition); $I_{IN}$ Setting=100 mA		2.5		mA
		$0^\circ\text{C} < T_J < 85^\circ\text{C}$ , $HZ\_MODE=1$ $V_{BAT} < V_{LOWV}$ , 32S Mode		63	90	$\mu\text{A}$
$I_{LKG}$	VBAT to VBUS Leakage Current	$0^\circ\text{C} < T_J < 85^\circ\text{C}$ , $HZ\_MODE=1$ , $V_{BAT}=4.2$ V, $V_{BUS}=0$ V		0.2	5.0	$\mu\text{A}$
$I_{BAT}$	Battery Discharge Current in High-Impedance Mode	$0^\circ\text{C} < T_J < 85^\circ\text{C}$ , $HZ\_MODE=1$ , $V_{BAT}=4.2$ V			20	$\mu\text{A}$
		DISABLE=1, $0^\circ\text{C} < T_J < 85^\circ\text{C}$ , $V_{BAT}=4.2$ V			10	
<b>Charger Voltage Regulation</b>						
$V_{OREG}$	Charge Voltage Range		3.5		4.4	V
	Charge Voltage Accuracy	$T_A=25^\circ\text{C}$	-0.5%		+0.5%	
		$T_J=0$ to $125^\circ\text{C}$	-1%		+1%	
<b>Charging Current Regulation</b>						
$I_{OCHRG}$	Output Charge Current Range	$V_{LOWV} < V_{BAT} < V_{OREG}$ , $R_{SENSE}=68$ m $\Omega$	550		1450	mA
	Charge Current Accuracy Across $R_{SENSE}$	$20$ mV $\leq V_{IREG} \leq 40$ mV	92	97	102	%
		$V_{IREG} > 40$ mV	94	97	100	%
<b>Weak Battery Detection</b>						
$V_{LOWV}$	Weak Battery Threshold Range		3.4		3.7	V
	Weak Battery Threshold Accuracy		-5		+5	%
	Weak Battery Deglitch Time	Rising Voltage		30		ms
<b>Logic Levels: DISABLE, SDA, SCL, OTG</b>						
$V_{IH}$	High-Level Input Voltage		1.05			V
$V_{IL}$	Low-Level Input Voltage				0.4	V
$I_{IN}$	Input Bias Current	Input Tied to GND or $V_{IN}$		0.01	1.00	$\mu\text{A}$
<b>Charge Termination Detection</b>						
$I_{(TERM)}$	Termination Current Range	$V_{BAT} > V_{OREG} - V_{RCH}$ , $R_{SENSE}=68$ m $\Omega$	50		400	mA
	Termination Current Accuracy	$[V_{CSIN} - V_{BAT}]$ from 3 mV to 20 mV	-25		+25	%
		$[V_{CSIN} - V_{BAT}]$ from 20 mV to 40 mV	-5		+5	
	Termination Current Deglitch Time	2 mV Overdrive		30		ms
<b>1.8V Linear Regulator</b>						
$V_{REG}$	1.8V Regulator Output	$I_{REG}$ from 0 to 2 mA	1.7	1.8	1.9	V
<b>Input Power Source Detection</b>						
$V_{IN(MIN)1}$	VBUS Input Voltage Rising	To Initiate and Pass VBUS Validation		4.29	4.42	V
$V_{IN(MIN)2}$	Minimum VBUS During Charge	During Charging		3.71	3.94	V
$t_{VBUS\_VALID}$	VBUS Validation Time			30		ms

Continued on the following page...

## Electrical Specifications

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for  $T_J$  and  $T_A$ ;  $V_{BUS}=5.0\text{ V}$ ;  $HZ\_MODE$ ;  $OPA\_MODE=0$ ; (Charge Mode);  $SCL$ ,  $SDA$ ,  $OTG=0$  or  $1.8\text{ V}$ ; and typical values are for  $T_J=25^\circ\text{C}$ .

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Special Charger (<math>V_{BUS}</math>)</b>						
$V_{SP}$	Special Charger Setpoint Accuracy		-3		+3	%
<b>Input Current Limit</b>						
$I_{INLIM}$	Input Current Limit Threshold	$I_{IN}$ Set to 100 mA	88	93	98	mA
		$I_{IN}$ Set to 500 mA	450	475	500	
<b><math>V_{REF}</math> Bias Generator</b>						
$V_{REF}$	Bias Regulator Voltage	$V_{BUS} > V_{IN(MIN)}$ or $V_{BAT} > V_{BAT(MIN)}$			6.5	V
	Short-Circuit Current Limit			20		mA
<b>Battery Recharge Threshold</b>						
$V_{RCH}$	Recharge Threshold	Below $V_{(OREG)}$	100	120	150	mV
	Deglintch Time	$V_{BAT}$ Falling Below $V_{RCH}$ Threshold		130		ms
<b>STAT Output</b>						
$V_{STAT(OL)}$	STAT Output Low	$I_{STAT}=10\text{ mA}$			0.4	V
$I_{STAT(OH)}$	STAT High Leakage Current	$V_{STAT}=5\text{ V}$			1	$\mu\text{A}$
<b>Battery Detection</b>						
$I_{DETECT}$	Battery Detection Current before Charge Done (Sink Current) <sup>(5)</sup>	Begins after Termination Detected and $V_{BAT} \leq V_{OREG} - V_{RCH}$		-0.80		mA
$t_{DETECT}$	Battery Detection Time			262		ms
<b>Sleep Comparator</b>						
$V_{SLP}$	Sleep-Mode Entry Threshold, $V_{BUS} - V_{BAT}$	$2.3\text{ V} \leq V_{BAT} \leq V_{OREG}$ , $V_{BUS}$ Falling	0	0.04	0.10	V
$t_{SLP\_EXIT}$	Deglintch Time for $V_{BUS}$ Rising Above $V_{BAT}$ by $V_{SLP}$	Rising Voltage		30		ms
<b>Power Switches (see Figure 2)</b>						
$R_{DS(ON)}$	Q3 On Resistance ( $V_{BUS}$ to PMID)	$I_{IN(LIMIT)}=500\text{ mA}$		180	250	m $\Omega$
	Q1 On Resistance (PMID to SW)			130	225	
	Q2 On Resistance (SW to GND)			150	225	
<b>Charger PWM Modulator</b>						
$f_{SW}$	Oscillator Frequency		2.7	3.0	3.3	MHz
$D_{MAX}$	Maximum Duty Cycle				100	%
$D_{MIN}$	Minimum Duty Cycle			0		%
$I_{SYNC}$	Synchronous to Non-Synchronous Current Cut-Off Threshold <sup>(6)</sup>	Low-Side MOSFET (Q2) Cycle-by-Cycle Current Limit		140		mA
<b>Boost Mode Operation (<math>OPA\_MODE=1</math>, <math>HZ\_MODE=0</math>)</b>						
$V_{BOOST}$	Boost Output Voltage at $V_{BUS}$	$2.5\text{ V} < V_{BAT} < 4.5\text{ V}$ , $I_{LOAD}$ from 0 to 200 mA	4.80	5.07	5.17	V
		$3.0\text{ V} < V_{BAT} < 4.5\text{ V}$ , $I_{LOAD}$ from 0 to 500 mA	4.77	5.07	5.17	
$I_{BAT(BOOST)}$	Boost Mode Quiescent Current	PFM Mode, $V_{BAT}=3.6\text{ V}$ , $I_{OUT}=0$		140	300	$\mu\text{A}$
$I_{LIMPK(BST)}$	Q2 Peak Current Limit		1272	1590	1908	mA
$UVLO_{BST}$	Minimum Battery Voltage for Boost Operation	While Boost Active		2.42		V
		To Start Boost Regulator		2.58	2.70	

Continued on the following page...



## Electrical Specifications

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for  $T_J$  and  $T_A$ ;  $V_{BUS}=5.0$  V;  $HZ\_MODE$ ;  $OPA\_MODE=0$ ; (Charge Mode); SCL, SDA, OTG=0 or 1.8 V; and typical values are for  $T_J=25^\circ\text{C}$ .

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>VBUS Load Resistance</b>						
$R_{VBUS}$	VBUS to PGND Resistance	Normal Operation		1500		$k\Omega$
		Charger Validation		100		$\Omega$
<b>Protection and Timers</b>						
$V_{BUS\_OVP}$	VBUS Over-Voltage Shutdown	$V_{BUS}$ Rising	6.09	6.29	6.49	V
	Hysteresis	$V_{BUS}$ Falling		100		mV
$I_{LIMPK(CHG)}$	Q1 Cycle-by-Cycle Peak Current Limit	Charge Mode		2.3		A
$V_{SHORT}$	Battery Short-Circuit Threshold	$V_{BAT}$ Rising	1.95	2.00	2.05	V
	Hysteresis	$V_{BAT}$ Falling		100		mV
$I_{SHORT}$	Linear Charging Current	$V_{BAT} < V_{SHORT}$	20	30	40	mA
$T_{SHUTDWN}$	Thermal Shutdown Threshold <sup>(7)</sup>	$T_J$ Rising		145		$^\circ\text{C}$
	Hysteresis <sup>(7)</sup>	$T_J$ Falling		10		
$T_{CF}$	Thermal Regulation Threshold <sup>(7)</sup>	Charge Current Reduction Begins		120		$^\circ\text{C}$
$t_{INT}$	Detection Interval			2.1		s
$t_{32S}$	32-Second Timer <sup>(8)</sup>	Charger Enabled	20.5	25.2	28.0	s
		Charger Disabled	18.0	25.2	34.0	
$t_{15MIN}$	15-Minute Timer	15-Minute Mode	12.0	13.5	15.0	min
$\Delta t_{LF}$	Low-Frequency Timer Accuracy	Charger Inactive	-25		25	%

### Notes:

- Negative current is current flowing from the battery to VBUS (discharging the battery).
- Q2 always turns on for 60 ns, then turns off if current is below  $I_{SYNC}$ .
- Guaranteed by design; not tested in production.
- This tolerance (%) applies to all timers on the IC, including soft-start and deglitching timers.

## I<sup>2</sup>C Timing Specifications

Guaranteed by design.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f <sub>SCL</sub>	SCL Clock Frequency	Standard Mode			100	kHz
		Fast Mode			400	
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF			3400	
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF			1700	
t <sub>BUF</sub>	Bus-Free Time between STOP and START Conditions	Standard Mode		4.7		μs
		Fast Mode		1.3		
t <sub>HD;STA</sub>	START or Repeated START Hold Time	Standard Mode		4		μs
		Fast Mode		600		ns
		High-Speed Mode		160		ns
t <sub>LOW</sub>	SCL LOW Period	Standard Mode		4.7		μs
		Fast Mode		1.3		μs
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF		160		ns
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF		320		ns
t <sub>HIGH</sub>	SCL HIGH Period	Standard Mode		4		μs
		Fast Mode		600		ns
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF		60		ns
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF		120		ns
t <sub>SU;STA</sub>	Repeated START Setup Time	Standard Mode		4.7		μs
		Fast Mode		600		ns
		High-Speed Mode		160		ns
t <sub>SU;DAT</sub>	Data Setup Time	Standard Mode		250		ns
		Fast Mode		100		
		High-Speed Mode		10		
t <sub>HD;DAT</sub>	Data Hold Time	Standard Mode	0		3.45	μs
		Fast Mode	0		900	ns
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF	0		70	ns
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF	0		150	ns
t <sub>RCL</sub>	SCL Rise Time	Standard Mode		20+0.1C <sub>B</sub>	1000	ns
		Fast Mode		20+0.1C <sub>B</sub>	300	
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF		10	80	
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF		20	160	
t <sub>FCL</sub>	SCL Fall Time	Standard Mode		20+0.1C <sub>B</sub>	300	ns
		Fast Mode		20+0.1C <sub>B</sub>	300	
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF		10	40	
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF		20	80	
t <sub>RDA</sub> t <sub>RCL1</sub>	SDA Rise Time Rise Time of SCL after a Repeated START Condition and after ACK Bit	Standard Mode		20+0.1C <sub>B</sub>	1000	ns
		Fast Mode		20+0.1C <sub>B</sub>	300	
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF		10	80	
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF		20	160	

Continued on the following page...

## I<sup>2</sup>C Timing Specifications

Guaranteed by design.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t <sub>FDA</sub>	SDA Fall Time	Standard Mode		20+0.1C <sub>B</sub>	300	ns
		Fast Mode		20+0.1C <sub>B</sub>	300	
		High-Speed Mode, C <sub>B</sub> ≤ 100 pF		10	80	
		High-Speed Mode, C <sub>B</sub> ≤ 400 pF		20	160	
t <sub>SU;STO</sub>	Stop Condition Setup Time	Standard Mode		4		μs
		Fast Mode		600		ns
		High-Speed Mode		160		ns
C <sub>B</sub>	Capacitive Load for SDA, SCL				400	pF

## Timing Diagrams





Figure 4. I<sup>2</sup>C Interface Timing for Fast and Slow Modes



Note A: First rising edge of SCLH after Repeated Start and after each ACK bit.

Figure 5. I<sup>2</sup>C Interface Timing for High-Speed Mode

## Charge Mode Typical Characteristics

Unless otherwise specified, circuit of Figure 1,  $V_{OREG}=4.2\text{ V}$ ,  $V_{BUS}=5.0\text{ V}$ , and  $T_A=25^\circ\text{C}$ .




Figure 6. Battery Charge Current vs.  $V_{BUS}$  with  $I_{INLIM}=100\text{ mA}$




Figure 7. Battery Charge Current vs.  $V_{BUS}$  with  $I_{INLIM}=500\text{ mA}$




Figure 8. Charger Efficiency, No  $I_{INLIM}$ ,  $I_{CHARGE}=1450\text{ mA}$




Figure 9. Charger Efficiency vs.  $V_{BUS}$ ,  $I_{INLIM}=500\text{ mA}$




Figure 10. Auto-Charge Startup at  $V_{BUS}$  Plug-in,  $I_{INLIM}=100\text{ mA}$ ,  $OTG=1$ ,  $V_{BAT}=3.4\text{ V}$




Figure 11. Auto-Charge Startup at  $V_{BUS}$  Plug-in,  $I_{INLIM}=500\text{ mA}$ ,  $OTG=1$ ,  $V_{BAT}=3.4\text{ V}$

## Charge Mode Typical Characteristics

Unless otherwise specified, circuit of Figure 1,  $V_{OREG}=4.2\text{ V}$ ,  $V_{BUS}=5.0\text{ V}$ , and  $T_A=25^\circ\text{C}$ .




Figure 12. AutoCharge Startup with 300mA Limited Charger / Adaptor,  $I_{NLIM}=500\text{ mA}$ ,  $OTG=1$ ,  $V_{BAT}=3.4\text{ V}$




Figure 13. Charger Startup with HZ\_MODE Bit Reset,  $I_{NLIM}=500\text{ mA}$ ,  $I_{OCHARGE}=1050\text{ mA}$ ,  $OREG=4.2\text{ V}$ ,  $V_{BAT}=3.6\text{ V}$




Figure 14. Battery Removal / Insertion During Charging,  $V_{BAT}=3.9\text{ V}$ ,  $I_{OCHARGE}=1050\text{ mA}$ , No  $I_{NLIM}$ ,  $TE=0$




Figure 15. Battery Removal / Insertion During Charging,  $V_{BAT}=3.9\text{ V}$ ,  $I_{OCHARGE}=1050\text{ mA}$ , No  $I_{NLIM}$ ,  $TE=1$

## Charge Mode Typical Characteristics

Unless otherwise specified, circuit of Figure 1,  $V_{OREG}=4.2\text{ V}$ ,  $V_{BUS}=5.0\text{ V}$ , and  $T_A=25^\circ\text{C}$ .




Figure 16. V<sub>BUS</sub> Current in High-Impedance Mode with Battery Open




Figure 17. V<sub>REG</sub> 1.8 V Output Regulation




Figure 18. No Battery, V<sub>BUS</sub> at Power Up

## Boost Mode Typical Characteristics

Unless otherwise specified, using circuit of Figure 1,  $V_{BAT}=3.6\text{ V}$ ,  $T_A=25^\circ\text{C}$ .




Figure 19. Efficiency vs.  $V_{BAT}$




Figure 20. Efficiency Over Temperature




Figure 21. Output Regulation vs.  $V_{BAT}$




Figure 22. Output Regulation Over Temperature




Figure 23. Quiescent Current




Figure 24. High-Impedance Mode Battery Current

## Boost Mode Typical Characteristics

Unless otherwise specified, using circuit of Figure 1,  $V_{BAT}=3.6\text{ V}$ ,  $T_A=25^\circ\text{C}$ .




Figure 25. Boost PWM Waveform




Figure 26. Boost PFM Waveform




Figure 27. Output Ripple vs.  $V_{BAT}$




Figure 28. Output Ripple vs. Temperature



## Boost Mode Typical Characteristics

Unless otherwise specified, using circuit of Figure 1,  $V_{BAT}=3.6\text{ V}$ ,  $T_A=25^\circ\text{C}$ .




Figure 29. Startup, 3.6  $V_{BAT}$ , 44  $\Omega$  Load, Additional 10  $\mu\text{F}$ , X5R Across  $V_{BUS}$




Figure 30.  $V_{BUS}$  Fault Response, 3.6  $V_{BAT}$




Figure 31. Load Transient, 5-155-5 mA,  $t_R=t_F=100\text{ ns}$




Figure 32. Load Transient, 5-255-5 mA,  $t_R=t_F=100\text{ ns}$

## Circuit Description / Overview

When charging batteries with a current-limited input source, such as USB, a switching charger's high efficiency over a wide range of output voltages minimizes charging time.

FAN54015 combines a highly integrated synchronous buck regulator for charging with a synchronous boost regulator, which can supply 5 V to USB On-The-Go (OTG) peripherals. The regulator employs synchronous rectification for both the charger and boost regulators to maintain high efficiency over a wide range of battery voltages and charge states.

The FAN54015 has three operating modes:

1. **Charge Mode:**  
Charges a single-cell Li-ion or Li-polymer battery.
2. **Boost Mode:**  
Provides 5 V power to USB-OTG with an integrated synchronous rectification boost regulator using the battery as input.
3. **High-Impedance Mode:**  
Both the boost and charging circuits are OFF in this mode. Current flow from VBUS to the battery or from the battery to VBUS is blocked in this mode. This mode consumes very little current from VBUS or the battery.

Note: Default settings are denoted by **bold typeface**.

### Charge Mode

In Charge Mode, FAN54015 employs four regulation loops:

1. **Input Current:** Limits the amount of current drawn from VBUS. This current is sensed internally and can be programmed through the I<sup>2</sup>C interface.
2. **Charging Current:** Limits the maximum charging current. This current is sensed using an external R<sub>SENSE</sub> resistor.
3. **Charge Voltage:** The regulator is restricted from exceeding this voltage. As the internal battery voltage rises, the battery's internal impedance and R<sub>SENSE</sub> work in conjunction with the charge voltage regulation to decrease the amount of current flowing to the battery. Battery charging is completed when the voltage across R<sub>SENSE</sub> drops below the I<sub>TERM</sub> threshold.
4. **Temperature:** If the IC's junction temperature reaches 120°C, charge current is reduced until the IC's temperature stabilizes at 120°C.
5. An additional loop limits the amount of drop on VBUS to a programmable voltage (V<sub>SP</sub>) to accommodate "special chargers" that limit current to a lower current than might be available from a "normal" USB wall charger.

### Battery Charging Curve

If the battery voltage is below V<sub>SHORT</sub>, a linear current source pre-charges the battery until V<sub>BAT</sub> reaches V<sub>SHORT</sub>. The PWM charging circuit is then started and the battery is charged with a constant current if sufficient input power is available. The current slew rate is limited to prevent overshoot.

The FAN54015 is designed to work with a current-limited input source at VBUS. During the current regulation phase of charging, I<sub>INLIM</sub> or the programmed charging current limits the amount of current available to charge the battery and power the system. The effect of I<sub>INLIM</sub> on I<sub>CHARGE</sub> can be seen in Figure 34.




Figure 33. Charge Curve, I<sub>CHARGE</sub> Not Limited by I<sub>INLIM</sub>




Figure 34. Charge Curve, I<sub>INLIM</sub> Limits I<sub>CHARGE</sub>

Assuming that V<sub>OREG</sub> is programmed to the cell's fully charged "float" voltage, the current that the battery accepts with the PWM regulator limiting its output (sensed at V<sub>BAT</sub>) to V<sub>OREG</sub> declines, and the charger enters the voltage regulation phase of charging. When the current declines to the programmed I<sub>TERM</sub> value, the charge cycle is complete. Charge current termination can be disabled by resetting the TE bit (REG1[3]).

The charger output or "float" voltage can be programmed by the OREG bits from 3.5 V to 4.44 V in 20 mV increments, as shown in Table 3.

**Table 3. OREG Bits (OREG[7:2]) vs. Charger V<sub>OUT</sub> (V<sub>OREG</sub>) Float Voltage**

Decimal	Hex	VOREG	Decimal	Hex	VOREG
0	00	3.50	32	20	4.14
1	01	3.52	33	21	4.16
<b>2</b>	<b>02</b>	<b>3.54</b>	34	22	4.18
3	03	3.56	35	23	4.20
4	04	3.58	36	24	4.22
5	05	3.60	37	25	4.24
6	06	3.62	38	26	4.26
7	07	3.64	39	27	4.28
8	08	3.66	40	28	4.30
9	09	3.68	41	29	4.32
10	0A	3.70	42	2A	4.34
11	0B	3.72	43	2B	4.36
12	0C	3.74	44	2C	4.38
13	0D	3.76	45	2D	4.40
14	0E	3.78	46	2E	4.42
15	0F	3.80	47	2F	4.44
16	10	3.82	48	30	4.44
17	11	3.84	49	31	4.44
18	12	3.86	50	32	4.44
19	13	3.88	51	33	4.44
20	14	3.90	52	34	4.44
21	15	3.92	53	35	4.44
22	16	3.94	54	36	4.44
23	17	3.96	55	37	4.44
24	18	3.98	56	38	4.44
25	19	4.00	57	39	4.44
26	1A	4.02	58	3A	4.44
27	1B	4.04	59	3B	4.44
28	1C	4.06	60	3C	4.44
29	1D	4.08	61	3D	4.44
30	1E	4.10	62	3E	4.44

The following charging parameters can be programmed by the host through I<sup>2</sup>C:

**Table 4. Programmable Charging Parameters**

Parameter	Name	Register
Output Voltage Regulation	V <sub>OREG</sub>	REG2[7:2]
Battery Charging Current Limit	I <sub>CHRG</sub>	REG4[6:4]
Input Current Limit	I <sub>INLIM</sub>	REG1[7:6]
Charge Termination Limit	I <sub>TERM</sub>	REG4[2:0]
Weak Battery Voltage	V <sub>LOWV</sub>	REG1[5:4]

A new charge cycle begins when one of the following occurs:

- The battery voltage falls below V<sub>OREG</sub> - V<sub>RCH</sub>
- VBUS Power on Reset (POR) clears and the battery voltage is below the weak battery threshold (V<sub>LOWV</sub>).
- $\overline{CE}$  or HZ\_MODE is reset through I<sup>2</sup>C write to CONTROL1 (R1) register.

**Charge Current Limit (I<sub>CHARGE</sub>)**

**Table 5. I<sub>CHARGE</sub> (REG4 [6:4]) Current as Function of I<sub>CHARGE</sub> Bits and R<sub>SENSE</sub> Resistor Values**

DEC	BIN	HEX	V <sub>RSENSE</sub> (mV)	I <sub>CHARGE</sub> (mA)	
				68 mΩ	100 mΩ
0	000	00	37.4	550	374
1	001	01	44.2	650	442
2	010	02	51.0	750	510
3	011	03	57.8	850	578
4	100	04	71.4	1050	714
5	101	05	78.2	1150	782
6	110	06	91.8	1350	918
7	111	07	98.6	1450	986

**Termination Current Limit**

Current charge termination is enabled when TE (REG1[3])=1. Typical termination current values are given in Table 6.

**Table 6. I<sub>TERM</sub> Current as Function of I<sub>TERM</sub> Bits (REG4[2:0]) and R<sub>SENSE</sub> Resistor Values**

I <sub>TERM</sub>	V <sub>RSENSE</sub> (mV)	I <sub>TERM</sub> (mA)	
		68 mΩ	100 mΩ
0	3.3	49	33
<b>1</b>	<b>6.6</b>	<b>97</b>	<b>66</b>
2	9.9	146	99
3	13.2	194	132
4	16.5	243	165
5	19.8	291	198
6	23.1	340	231
7	26.4	388	264

When the charge current falls below I<sub>TERM</sub>, PWM charging stops and the STAT bits change to READY (00) for about 500 ms while the IC determines whether the battery and charging source are still connected. STAT then changes to CHARGE DONE (10), provided the battery and charger are still connected.

## PWM Controller in Charge Mode

The IC uses a current-mode PWM controller to regulate the output voltage and battery charge currents. The synchronous rectifier (Q2) has a current limit that which off the FET when the current is negative by more than 140mA peak. This prevents current flow from the battery.

## Safety Timer

Section references *Figure 39*.

At the beginning of charging, the IC starts a 15-minute timer ( $t_{15MIN}$ ). When this times out, charging is terminated. Writing to any register through I<sup>2</sup>C stops and resets the  $t_{15MIN}$  timer, which in turn starts a 32-second timer ( $t_{32S}$ ). Setting the TMR\_RST bit (REG0[7]) resets the  $t_{32S}$  timer. If the  $t_{32S}$  timer times out; charging is terminated, the registers are set to their default values, and charging resumes using the default values with the  $t_{15MIN}$  timer running.

Normal charging is controlled by the host with the  $t_{32S}$  timer running to ensure that the host is alive. Charging with the  $t_{15MIN}$  timer running is used for charging that is unattended by the host. If the  $t_{15MIN}$  timer expires; the IC turns off the charger, sets the  $\overline{CE}$  bit, and indicates a timer fault (110) on the FAULT bits (REG0[2:0]). This sequence prevents overcharge if the host fails to reset the  $t_{32S}$  timer.

## V<sub>BUS</sub> POR / Non-Compliant Charger Rejection

When the IC detects that V<sub>BUS</sub> has risen above V<sub>IN(MIN)1</sub> (4.4 V), the IC applies a 100 Ω load from V<sub>BUS</sub> to GND. To clear the V<sub>BUS</sub> POR (Power-On-Reset) and begin charging, V<sub>BUS</sub> must remain above V<sub>IN(MIN)1</sub> and below V<sub>BUS\_OVP</sub> for t<sub>VBUS\_VALID</sub> (30 ms) before the IC initiates charging. The V<sub>BUS</sub> validation sequence always occurs before charging is initiated or re-initiated (for example, after a V<sub>BUS</sub> OVP fault or a V<sub>RCH</sub> recharge initiation).

t<sub>VBUS\_VALID</sub> ensures that unfiltered 50 / 60 Hz chargers and other non-compliant chargers are rejected.

## USB-Friendly Boot Sequence

At V<sub>BUS</sub> POR, when the battery voltage is above the weak battery threshold (V<sub>LOWV</sub>), the IC operates in accordance with its I<sup>2</sup>C register settings. If V<sub>BAT</sub> < V<sub>LOWV</sub>, the IC sets all registers to their default values and enables the charger using an input current limit controlled by the OTG pin (100mA if OTG is LOW and 500 mA if OTG is HIGH). This feature can revive a battery whose voltage is too low to ensure reliable host operation. Charging continues in the absence of host communication even after the battery has reached V<sub>OREG</sub>, whose default value is 3.54 V, and the charger remains active until  $t_{15MIN}$  times out. Once the host processor begins writing to the IC, charging parameters are set by the host, which must continually reset the  $t_{32S}$  timer to continue charging using the programmed charging parameters. If  $t_{32S}$  times out, the register defaults are loaded, the FAULT bits are set to 110, STAT is pulsed HIGH, and charging continues with default charge parameters.

## Input Current Limiting

To minimize charging time without overloading V<sub>BUS</sub> current limitations, the IC's input current limit can be programmed by the I<sub>INLIM</sub> bits (REG1[7:6]).

**Table 7. Input Current Limit**

I <sub>INLIM</sub> REG1[7:6]	Input Current Limit
00	100 mA
01	500 mA
10	800 mA
11	No limit

The OTG pin establishes the input current limit when  $t_{15MIN}$  is running.

Flow Charts





Figure 35. Charger VBUS POR



**Flow Charts (Continued)**



**Figure 36. Charge Mode**

Flow Charts (Continued)




Figure 37. Charge Configuration




Figure 38. HZ-State

Flow Charts (Continued)




Figure 39. Timer Flow Chart





## Special Charger

The FAN54015 has additional functionality to limit input current in case a current-limited “special charger” is supplying V<sub>BUS</sub>. These slowly increase the charging current until either:

- I<sub>NLIM</sub> or I<sub>CHARGE</sub> is reached

or

- V<sub>BUS</sub>=V<sub>SP</sub>.

If V<sub>BUS</sub> collapses to V<sub>SP</sub> when the current is ramping up, the FAN54015 charge with an input current that keeps V<sub>BUS</sub>=V<sub>SP</sub>. When the V<sub>SP</sub> control loop is limiting the charge current, the SP bit (REG5[4]) is set.

**Table 8. V<sub>SP</sub> as Function of SP Bits (REG5[2:0])**

SP (REG5[2:0])			
DEC	BIN	HEX	V <sub>SP</sub>
0	000	00	4.213
1	001	01	4.293
2	010	02	4.373
3	011	03	4.453
4	100	04	4.533
5	101	05	4.613
6	110	06	4.693
7	111	07	4.773

## Safety Settings

FAN54015 contain a SAFETY register (REG6) that prevents the values in OREG (REG2[7:2]) and IOCHARGE (REG4[6:4]) from exceeding the values of the VSAFE and ISAFE values.

After V<sub>BAT</sub> exceeds V<sub>SHORT</sub>, the SAFETY register is loaded with its default value and may be written only before any other register is written. The entire desired Safety register value should be written twice to ensure the register bits are set. After writing to any other register, the SAFETY register is locked until V<sub>BAT</sub> falls below V<sub>SHORT</sub>.

The ISAFE (REG6[6:4]) and VSAFE (REG6[3:0]) registers establish values that limit the maximum values of I<sub>CHARGE</sub> and V<sub>OREG</sub> used by the control logic. If the host attempts to write a value higher than VSAFE or ISAFE to OREG or IOCHARGE, respectively; the VSAFE, ISAFE value appears as the OREG, IOCHARGE register value, respectively.

**Table 9. I<sub>SAFE</sub> (I<sub>CHARGE</sub> Limit) as Function of ISAFE Bits (REG6[6:4])**

ISAFE (REG6[6:4])			V <sub>RSENSE</sub> (mV)	I <sub>SAFE</sub> (mA)	
DEC	BIN	HEX		68 mΩ	100 mΩ
0	000	00	37.4	550	374
1	001	01	44.2	650	442
2	010	02	51.0	750	510
3	011	03	57.8	850	578
4	100	04	71.4	1050	714
5	101	05	78.2	1150	782
6	110	06	91.8	1350	918
7	111	07	98.6	1450	986

**Table 10. V<sub>SAFE</sub> (V<sub>OREG</sub> Limit) as Function of VSAFE Bits (REG6[3:0])**

VSAFE (REG6[3:0])			Max. OREG (REG2[7:2])	VOREG Max.
DEC	BIN	HEX		
0	0000	00	100011	4.20
1	0001	01	100100	4.22
2	0010	02	100101	4.24
3	0011	03	100110	4.26
4	0100	04	100111	4.28
5	0101	05	101000	4.30
6	0110	06	101001	4.32
7	0111	07	101010	4.34
8	1000	08	101011	4.36
9	1001	09	101100	4.38
10	1010	0A	101101	4.40
11	1011	0B	101110	4.42
12	1100	0C	101111	4.44
13	1101	0D	110000	4.44
14	1110	0E	110001	4.44
15	1111	0F	110010	4.44

## Thermal Regulation and Protection

When the IC’s junction temperature reaches T<sub>CF</sub> (about 120°C), the charger reduces its output current to 550 mA to prevent overheating. If the temperature increases beyond T<sub>SHUTDOWN</sub>; charging is suspended, the FAULT bits are set to 101, and STAT is pulsed HIGH. In Suspend Mode, all timers stop and the state of the IC’s logic is preserved. Charging resumes at programmed current after the die cools to about 120°C.

Additional  $\theta_{JA}$  data points, measured using the FAN54015 evaluation board, are given in Table 11 (measured with  $T_A=25^\circ\text{C}$ ). Note that as power dissipation increases, the effective  $\theta_{JA}$  decreases due to the larger difference between the die temperature and ambient.

**Table 11. Evaluation Board Measured  $\theta_{JA}$**

Power (W)	$\theta_{JA}$
0.504	54°C/W
0.844	50°C/W
1.506	46°C/W

## Charge Mode Input Supply Protection

### Sleep Mode

When  $V_{BUS}$  falls below  $V_{BAT} + V_{SLP}$ , and  $V_{BUS}$  is above  $V_{IN(MIN)}$ , the IC enters Sleep Mode to prevent the battery from draining into  $V_{BUS}$ . During Sleep Mode, reverse current is disabled by body switching Q1.

### Input Supply Low-Voltage Detection

The IC continuously monitors  $V_{BUS}$  during charging. If  $V_{BUS}$  falls below  $V_{IN(MIN)}$ , the IC:

1. Terminates charging
2. Pulses the STAT pin, sets the STAT bits to 11, and sets the FAULT bits to 011.

If  $V_{BUS}$  recovers above the  $V_{IN(MIN)}$  rising threshold after time  $t_{INT}$  (about two seconds), the charging process is repeated. This function prevents the USB power bus from collapsing or oscillating when the IC is connected to a suspended USB port or a low-current-capable OTG device.

### Input Over-Voltage Detection

When the  $V_{BUS}$  exceeds  $V_{BUS(OVP)}$ , the IC:

1. Turns off Q3
2. Suspends charging
3. Sets the FAULT bits to 001, sets the STAT bits to 11, and pulses the STAT pin.

When  $V_{BUS}$  falls about 150 mV below  $V_{BUS(OVP)}$ , the fault is cleared and charging resumes after  $V_{BUS}$  is revalidated (see *VBUS POR / Non-Compliant Charger Rejection*).

### VBUS Short While Charging

If  $V_{BUS}$  is shorted with a very low impedance while the IC is charging with  $I_{INLIMIT}=100\text{ mA}$ , the IC may not meet datasheet specifications until power is removed. To trigger this condition,  $V_{BUS}$  must be driven from 5 V to GND with a high slew rate. Achieving this slew rate requires a  $0\ \Omega$  short to the USB cable less than 10cm from the connector.

## Charge Mode Battery Detection & Protection

### VBAT Over-Voltage Protection

The OREG voltage regulation loop prevents  $V_{BAT}$  from overshooting the OREG voltage by more than 50 mV when the battery is removed. When the PWM charger runs with no battery, the TE bit is not set and a battery is inserted that is charged to a voltage higher than  $V_{OREG}$ ; PWM pulses stop. If no further pulses occur for 30 ms, the IC sets the FAULT bits to 100, sets the STAT bits to 11, and pulses the STAT pin.

### Battery Detection During Charging

The IC can detect the presence, absence, or removal of a battery if the termination bit (TE) is set. During normal charging, once  $V_{BAT}$  is close to  $V_{OREG}$  and the termination charge current is detected, the IC terminates charging and sets the STAT bits to 10. It then turns on a discharge current,  $I_{DETECT}$ , for  $t_{DETECT}$ . If  $V_{BAT}$  is still above  $V_{OREG} - V_{RCH}$ , the battery is present and the IC sets the FAULT bits to 000. If  $V_{BAT}$  is below  $V_{OREG} - V_{RCH}$ , the battery is absent and the IC:

1. Sets the registers to their default values.
2. Sets the FAULT bits to 111.
3. Resumes charging with default values after  $t_{INT}$ .

### Battery Short-Circuit Protection

If the battery voltage is below the short-circuit threshold ( $V_{SHORT}$ ); a linear current source,  $I_{SHORT}$ , supplies  $V_{BAT}$  until  $V_{BAT} > V_{SHORT}$ .

## System Operation with No Battery

The FAN54015 continues charging after  $V_{BUS}$  POR with the default parameters, regulating the  $V_{BAT}$  line to 3.54 V until the host processor issues commands or the 15-minute timer expires. In this way, the FAN54015 can start the system without a battery.

The FAN54015 soft-start function can interfere with the system supply with battery absent. The soft-start activates whenever  $V_{OREG}$ ,  $I_{INLIMIT}$ , or  $I_{OCHARGE}$  are set from a lower to higher value. During soft-start, the  $I_{IN}$  limit drops to 100 mA for about 1ms unless  $I_{INLIMIT}$  is set to 11 (no limit). This could cause the system processor to fail to start. To avoid this behavior, use the following sequence.

1. Set the OTG pin HIGH. When  $V_{BUS}$  is plugged in,  $I_{INLIMIT}$  is set to 500 mA until the system processor powers up and can set parameters through  $I^2C$ .
2. Program the Safety Register.
3. Set  $I_{INLIMIT}$  to 11 (no limit).
4. Set OREG to the desired value (typically 4.18).
5. Reset the IO\_LEVEL bit, then set IOCHARGE.
6. Set  $I_{INLIMIT}$  to 500mA if a USB source is connected.

During the initial system startup, while the charger IC is being programmed, the system current is limited to 500mA for 1ms during steps 4 and 5. This is the value of the soft-start ICHARGE current used when  $I_{INLIMIT}$  is set to No Limit.

If the system is powered up without a battery present, the CV bit should be set. When a battery is inserted, the CV bit is cleared.

### Charger Status / Fault Status

The STAT pin indicates the operating condition of the IC and provides a fault indicator for interrupt driven systems.

**Table 12. STAT Pin Function**

EN_STAT	Charge State	STAT Pin
0	X	OPEN
X	Normal Conditions	OPEN
1	Charging	LOW
X	Fault (Charging or Boost)	128 $\mu$ s Pulse, then OPEN