

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



November 2014

FAN54020 USB-Compliant 1.5 A Single-Cell Li-Ion Switching Charger with DBP and OTG Boost

Features

- Fully Integrated, High-Efficiency Charger for Single-Cell Li-Ion and Li-Polymer Battery Packs
- Faster Charging / Less Dissipation than Linear Charger
- Charge Voltage Accuracy:
 - ±0.5% at 25°C
 - ±1% from -30°C to 125°C
- ±10% Charge Current Regulation Accuracy
- 28 V Absolute Maximum Input Voltage
- 1.5 A Maximum Charge Current
- Support for Dead Battery Provision (DBP) of USB Battery Charging Specification 1.2
- Programmable through I²C Interface with Fast Mode (400 kHz) Compatibility
 - Input Current
 - Fast-Charge / Termination Current
 - Charger (Float) Voltage
- Safety Timer with Reset Control
- Dynamic Input Voltage Control Automatically Reduces Charging Current with Weak Input Sources
- Low Reverse Leakage Prevents Battery Drain to V_{BUS}
- Small Footprint 1µH External Inductor
- 3.3 V Regulated Output from V_{BUS} for Auxiliary Circuits
- 5 V, 500 mA Boost Mode for USB OTG for 3.0 to 4.5 V Battery Input
- Attachment Detect Protocol (ADP) Support per On-The-Go and Embedded Host Supplement to the USB Rev. 2.0 Specification

Applications

- Cell Phones. Smart Phones
- Tablet, Portable Media Players
- Gaming Device, Digital Cameras

Description

The FAN54020 combines a highly integrated switch-mode charger, to minimize single-cell Li-lon charging time from a USB power source, and a boost regulator to power a USB peripheral from the battery.

The charging parameters and operating modes are programmable through an I2C interface. The charger and boost regulator switch at 3 MHz and utilize the same external components to minimize size.

The FAN54020 supports battery charging in three modes: pre-charge, constant current fast charger, and constant voltage float charge.

To ensure USB compliance and minimize charging time, the input current limit can be changed via I2C by the host processor. Charge termination is determined by a programmable minimum current level. A safety timer with reset control provides a safety back-up for the I2C host. Charge status is reported to the host using the I2C port.

The FAN54020 automatically restarts the charge cycle when the battery falls below an internal threshold. Charge current is reduced when die temperature reaches a programmable level, preventing damage.

The FAN54020 can operate as a boost regulator on command from the system. The boost regulator includes a soft-start that limits inrush current from the battery.

The FAN54020 includes Dead Battery Provision (DBP) from the BC1.2 specification, including a 30 minute timer.

The FAN54020 is available in a 25-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).




Figure 1. Typical Application

Ordering Information

Part Number	PN R0[4:3]	Temperature Range	Package	Packing Method
FAN54020UCX	01	-40 to 85°C	25-Bump, Wafer-Level Chip-Scale (WLCSP), 0.4 mm Pitch	Tape and Reel

Block Diagram





Figure 2. IC and System Block Diagram

Table 1. Recommended External Components


Component	Description	Vendor	Parameter	Min.	Typ. ⁽¹⁾	Unit
1	Charge Currents to 1 A:	Murata: LQM2MPN1R0NG0L	L	0.5	1.0	μН
L1	1 μH, 30%, 1.3 A, 2016	Mulala. EQIMZIMFINI NUNGUL	DCR		85	mΩ
-	Charge Currents above 1 A:	Murata: LQM2HPN1R0MG0	L	0.5	1.0	μΗ
	1 μH, 20%, 1.6 A, 2520	IVIUI ata. EQIVIZAFIN I NOIVIGO	DCR		55	mΩ
C _{BUS}	1.0 μF, 10%, 16 V, X5R, 0603	Murata GRM188R61E105K TDK:C1608X5R1E105K	С	0.5	1.0	μF
Сват	10 μF, 20%, 6.3 V, X5R, 0603	Murata: GRM188R60J106M TDK: C1608X5R0J106M	С	3.7	10.0	μF
Смір	4.7 μF, 10%, 10 V, X5R, 0603	Murata: GRM188R61A475K TDK: C1608X5R1A475K	С	2.0	4.7	μF
C_LDO	1.0 μF, 10%, 6.3 V, X5R, 0402	Murata GRM155R60J105M	С	0.35	1.00	μF
C_OUT	0.1 μF, 10%, 6.3 V, X5R, 0201	Murata GRM033R60J104K	С	0.07	0.10	μF
R _{SENSE}	68 mΩ, 1%, 0603, $I_{CHG} \le 900$ mA		R		68	mΩ


Note:

1. Does not reflect effects of bias, tolerance, and temperature.



Pin Configuration





Top View

Bottom View

Figure 4. WLCSP-25 Pin Assignments

Pin Definitions

Pin#	Name	Description
A1, A2	VBUS	Charger Input Voltage. Bypass with a 1 μF capacitor to PGND.
А3	STAT	Status/Interrupt. Open-drain output indicating charge status. The IC pulls this pin LOW when charge is in process. It is high impedance when charging is done or the charger is disabled. It is also used as a system interrupt. 128 µs pulse, then high impedance indicates to the system that a fault has occurred.
A4	SDA	I ² C Interface Serial Data.
A5	SCL	I ² C Interface Serial Clock.
B1-B3	PMID	Power Input Voltage. Power input to the charger regulator, bypass point for the input current sense, and high-voltage input switch. Bypass with a minimum of 4.7 μ F, 6.3 V capacitor to PGND.
B4	DIS	Disable. When pulled HIGH, the charger is disabled. Internal pull-down resistor.
B5	D+	Connect to the USB connector D+ pin. Charger IC sources 0.6 V on this pin whenever the IC is charging and the DBP pin is LOW. In all other conditions, the pin is tri-stated.
C1-C3	SW	Switching Node. Connect to the output inductor.
C4, D4, D5	AGND	Analog Ground. All analog signals are referenced to this pin. This pin can be tied to PGND under the IC.
C5	LDO	3.3 V LDO. 3.3 V regulator output.
D1-D3	PGND	Power Ground. Power return for gate drive and power transistors.
E1	CSIN	Current-Sense Input. Connect to the sense resistor in series with the battery. The IC uses this node to sense current into the battery. Bypass this pin with a 0.1 μ F capacitor to PGND.
E2	VBAT	Battery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 10 μ F capacitor to PGND if the battery is separated from other system bypass capacitance by long traces.
E3	DBP	Dead Battery Provision Disable. Pull HIGH to disable charger D+ output. Internal pull-down resistor.
E4	POK_B	V_{BUS} Power OK Monitor. Open-drain output that is internally pulled LOW when VBUS is greater than the V_{BUS} validation threshold and lower than V_{BUS} OVP. It is high impedance when outside this range.
E5	ILIM	Input Current Limit. This pin sets the input current limit for t _{30MIN} charging. Internal pull-down resistor.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter		Max.	Unit
V _{BUS}	VBUS Voltage		-2 ⁽²⁾	28	V
Vı	PMID, SW Voltage		-0.3	6.5	V
Vo	Voltage on Other Pins		-0.3	(3)	V
dV _{BUS}	Maximum V _{BUS} Slope ab	ove 5.5 V when Boost or Charger are Active		4	V/μs
		Human Body Model per JESD22-A114 (All Pins)	15	00	
ESD	Electrostatic Discharge Protection Level	Charged Device Model per JESD22-C101 (All Pins)	50	00	V
	T TOLOGUOTI EGVOT	IEC 61000-4-2 System (VBUS and D+ Pin)	80	00	
TJ	Junction Temperature		-40	+150	°C
T _{STG}	Storage Temperature		-65	+150	°C
T_L	Lead Soldering Tempera	ture, 10 Seconds		+260	°C

Notes:

- 5 s maximum pulse, non-repetitive, for V_{BUS} slew rates faster than -5 V/ms, resulting in -0.7 V>V_{BUS}>-2.0 V, applies only for an open battery condition.
- Lesser of 6.5 V or V_{BAT} + 0.3 V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter		Min.	Max.	Unit
V _{BUS}	Supply Voltage		(4)	7.5	V
$V_{BAT(MAX)}$	Maximum Battery Voltage when Boost enabled			4.5	V
dV _{BUS}	Negative V _{BUS} Slew Rate during VBUS Short Circuit,	T _A ≤ 60°C		4	\//a
dt		T _A ≥ 60°C	4	2	V/μs
T _A	Ambient Temperature		-30	+85	°C
TJ	Junction Temperature (see Thermal Regulation Loop section)		-30	+120	°C

Note:

4. Greater of V_{BAT} or 4 V.

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature $T_{J(max)}$ at a given ambient temperature T_A . For measured data, see Table 3.

Symbol	Parameter	Typical	Unit
$\theta_{\sf JA}$	Junction-to-Ambient Thermal Resistance	60	°C/W
θЈВ	Junction-to-PCB Thermal Resistance	20	°C/W

Electrical Specifications

Unless otherwise specified: circuit of Figure 2, recommended operating temperature range for T_J and T_A , $V_{BUS} = 5.0 \text{ V}$, DIS = 0, (Charger Mode operation); SCL, SDA = 0 or 1.8 V; typical values are for $T_J = 25^{\circ}\text{C}$.

Symbol	Parameter	Cond	litions	Min.	Тур.	Max.	Unit
Power Su	pplies			1		•	
V _{IN(MIN)1}	V _{BUS} Input Voltage Rising	To Initiate and Pass V _{BU}	To Initiate and Pass V _{BUS} Validation		4.40	4.50	V
V _{IN(MIN)2}	Minimum V _{BUS}	While Charging		3.60	3.70	3.80	V
V	V Dog Loop Throshold	V _{BUS_REF} = 01 (Reg2 [3:2	2])	4.22	4.32	4.42	V
V _{BUS_REF}	V _{BUS} Reg. Loop Threshold	Other V _{BUS_REF} Codes (F	Reg2 [3:2])	-3		+3	%
t _{VBUS_VALID}	V _{BUS} Validation Time				32		ms
		V _{BUS} > V _{BUS_REF} , PWM S	Switching		22		
I _{VBUS}	V _{BUS} Current	$V_{BUS} > V_{BUS_REF}; V_{BAT} > I_{BUS}$ Setting = 100 mA	V _{OREG}		2.0		mA
	A	0°C < T _J < 85°C, HZ_M	ODE = 1, I _{REG} = 0 A		188	250	μΑ
I _{BAT}	Battery Discharge Current in Sleep Mode	$0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}$, $\text{V}_{\text{BAT}} = 4.2 \text{ V}$, $\text{V}_{\text{BUS}} = \text{Open}$, $\text{SDA} = \text{SCL} = \text{DIS} = \text{ILIM} = \text{DBP} = 0 \text{ V}$, $\text{STAT} = \text{POK} \ B = \text{Float}$			1.7	5.0	μΑ
I _{BUSLKG}	V _{BAT} to V _{BUS} Leakage Current	$0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}, \text{ V}_{\text{BAT}} = 4.2 \text{ V}, \text{ V}_{\text{BUS}} = 0 \text{ V}, \\ \text{SDA} = \text{SCL} = \text{DIS} = \text{ILIM} = \text{DBP} = 0 \text{ V}, \\ \text{STAT} = \text{POK} \ \ B = \text{Float}$			0.01	1.00	μΑ
Charger V	oltage Regulation				•		
	Charge Voltage Range			3.38		4.44	٧
		V _{OREG} = 4.2 V,	T _J = 25°C	-0.5		+0.5	
\/	Chausa Valtaria Assurant	I _{BUSLIM} =No Limit	Temp. Range	-1.0		+1.0	%
V_{OREG}	Charge Voltage Accuracy	3.38 V < V _{OREG} < 4.44 V	$T_J = 25^{\circ}C$	-1.0		+1.0	70
		3.30 V < V _{OREG} < 4.44 V	Temp. Range	-1.5		+1.5	
	VBAT Overshoot ⁽⁶⁾	See Figure 5			10	15	mV
Fast Char	ging Current Regulation			- 7			
11	Output Charge Current Range	V _{BAT} < V _{OREG} , R _{SENSE} = 6	68 mΩ	350		1500	mA
I _{OCHRG}	Charge Current Assura	Measured as V Across	I _{OCHARGE} Setting > 500 mA _{MAX}	-10	-5	0	0/
	Charge Current Accuracy	R _{SENSE} [V _{CSIN} – V _{BAT}]	I _{OCHARGE} Setting < 500 mA _{MAX}	-15	-7	0	%

V_{BAT} Overshoot Test

In Figure 5, $I_{OCHARGE} = 1.5 \, A$ (1100), $V_{OREG} = 4.2 \, V$. $I_{LOAD} t_R = t_F = 1 \, \mu s$. Charge current prior to load transient = $\frac{20 m V}{200 m \Omega} = 100 m A$. Overshoot is measured as the peak voltage above V_{BAT} level prior to the load transient application.




Figure 5. V_{BAT} Overshoot Test Conditions

Electrical Specifications

Unless otherwise specified: circuit of Figure 2, recommended operating temperature range for T_J and T_A , $V_{BUS} = 5.0 \text{ V}$, DIS = 0, (Charger Mode operation); SCL, SDA = 0 or 1.8 V; typical values are for $T_J = 25$ °C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Charge Term	nination Detection					I.
	Termination Current Range	$\begin{array}{c} V_{BAT} > V_{OREG} - V_{RCH}, \ V_{BUS} > V_{BUS_REF} \\ R_{SENSE} = 68 \ m\Omega \end{array}$	50		425	mA
		[V _{CSIN} – V _{BAT}] from 3 mV to 10.2 mV	-25		+25	
I _(TERM)	Termination Current Accuracy	[V _{CSIN} – V _{BAT}] from 10.2 mV to 20.4 mV	-10		+10	%
		$[V_{CSIN} - V_{BAT}] > 20.4 \text{ mV}$	-5		+5	
	Termination Current Deglitch Time	2 mV Overdrive		32		ms
Input Curren	t Limit					
	Input Current Limit Threshold	I _{BUS} Set to 100 mA	87	93	100	A
I _{BUSLIM}	Includes I _{LDO}	I _{BUS} Set to 500 mA	450	475	500	mA
Logic Levels	:: DIS, SDA, SCL, ILIM, DBP					
V _{IH}	High-Level Input Voltage		1.05			V
V _{IL}	Low-Level Input Voltage				0.4	V
I _{IN}	Input Bias Current	Input Tied to GND or VBUS		0.01	1.00	μΑ
R _{PD}	ILIM, DBP, DIS Pull-Down Resistance		0.65	1.00	1.40	ΜΩ
3.3 V Linear	Regulator			N.	•	
V_{LDO}	3.3 V Regulator Output	I _{LDO} from 0 to 40 mA	3.20	3.30	3.47	V
I _{LDO_IN}	LDO Quiescent Current	V _{BAT} = 3.6 V		125		μА
V _{LDO_IN(MIN)}	LDO Drop-Out Voltage	I_{LDO} = 40 mA, V_{BUS} = 0 V, V_{LDO_IN} = V_{BAT}		270	330	mV
t _{3.3}	Regulator Startup Time	V _{BUS} >V _{IN(MIN)1} , DBP=0 or LDO_OFF (Reg2[4]) =1		4.5	5.0	ms
Battery Rech	narge Threshold					
V	Recharge Threshold ⁽⁶⁾	Below V _{OREG}		120		mV
V_{RCH}	Deglitch Time	V _{BAT} Falling below V _{RCH} Threshold		132		ms
D+ Output			1			
V _{DBP_SRC}	Voltage on D+	DBP = 0, I_{LOAD} on D+ from 0 to 250 μ A	0.51	0.64	0.69	V
I _{DBP_OFF}	Leakage Current	$DBP = 1$, V_{D+} from 0 to 5 V	-1		+1	μΑ
STAT and Po	OK_B Output					I
V _{STAT(OL)}	STAT and POK_B Output Low	I _{STAT} = 10 mA			0.4	V
I _{STAT(OH)}	STAT and POK_B High Leakage Current	V _{STAT} = 5 V			1	μА
Power Switc	hes (see Figure 3)					V
	Q3 On Resistance (VBUS to PMID)	$I_{IN(LIMIT)} > 500 \text{ mA}$		160	220	3.6
R _{DS(ON)}	Q1 On Resistance (PMID to SW)			110	160	mΩ
. ,	Q2 On Resistance (SW to GND)			110	170	

Continued on the following page...

Electrical Specifications (Continued)

Unless otherwise specified: circuit of Figure 2, recommended operating temperature range for T_J and T_A , $V_{BUS} = 5.0 \text{ V}$, DIS = 0, (Charger Mode operation); SCL, SDA = 0 or 1.8 V; typical values are for $T_J = 25$ °C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Charger PW	M Modulator		•			
f _{SW}	Oscillator Frequency		2.7	3.0	3.3	MHz
D _{MAX}	Maximum Duty Cycle				100	%
D _{MIN}	Minimum Duty Cycle			0		%
I _{SYNC}	Synchronous to Non-Synchronous Current Cut-Off Threshold	Low-Side MOSFET (Q2) Cycle-by- Cycle Current Limit		180		mA
VBUS Load	Resistance				II.	
Б.	VIDUO : DONID D : :	Normal Operation	/	1500		
R_{VBUS}	VBUS to PGND Resistance	During V _{BUS} Validation		100		Ω
Protection a	nd Timers					•
VDUO	V _{BUS} OVP Accuracy	V _{BUS} Rising	-5		+5	%
VBUS _{OVP}	Hysteresis	V _{BUS} Falling	\	140		mV
	Battery Short-Circuit Threshold	V _{BAT} Rising	2.15	2.24	2.36	V
V_{SHORT}	Hysteresis	V _{BAT} Falling		160		mV
M	V _{BUS} Voltage above which the I _{BUS}	V _{BUS} Rising	5.80	6.00	6.25	.,
$V_{IBUS(DIS)}$	Limit is Disabled	V _{BUS} Falling	5.50	5.75		V
I _{SHORT}	Linear Charging Current	V _{BAT} < V _{SHORT}	80	90	100	mA
I _{LIMPK(CHG)}	Q1 Cycle-by-Cycle I _{PEAK} Limit	Charge or PTM Mode	3.3	3.8		Α
_	Thermal Shutdown Threshold ⁽⁶⁾	T _J Rising		145		°C
T _{SHUTDWN}	Re-Enable Threshold ⁽⁶⁾	T _J Falling		T_CF		°C
T _{CF}	Thermal Regulation Accuracy ⁽⁶⁾	Relative to T _{CF} Setting	-10		+10	°C
		Charger Enabled, Boost Disabled	20.5	24.3	28.0	s
t _{32S}	32-Second Timer	Charger Disabled, Boost Enabled	17.0	24.3	31.6	S
t _{30MIN}	30-Minute Timer		30	38	45	Min
		Charge or ADP Probe	-10		10	0/
t _{osc}	Internal Oscillator Tolerance	Boost and ADP_Detect Modes	-30		30	%
Production 7	Test Mode			•		
I _{BAT(PTM)}	Production Test Output Current ⁽⁶⁾	20% Duty with Max. Period 10 ms, $V_{BUS} = 5.5 \text{ V}$, $V_{OREG} \le 4.2 \text{ V}$	2.3			А
ADP Circuit	(see Figure 49)					
I _{SRC}	ADP Probe Source Current	V _{BUS} ≥ V ₇₀₀	1.20	1.40	1.60	mA
I _{SINK}	ADP Probe Sink Current	$V_{BUS} \ge V_{100}$, ADP_SNS = 0	1.15	1.55	1.95	mA
V ₁₀₀	Lower ADP Comparator Threshold	ADP_SNS = 0	75	100	125	mV
V ₇₀₀	700 mV ADP Threshold		650	700	750	mV
dV _{ADP}	V ₇₀₀ - V ₁₀₀		570	600	630	mV
		V _{BUS} Rising	390	450	510	
V_{SENSE}	ADP Sense Threshold, ADP_SNS = 1	V _{BUS} Falling	230	290	350	mV
	מועט ב ו	Hysteresis	100	150		
I _{REFRESH}	Battery Current during Refresh			60		μА
t _{REFRESH}	RDVBUS Set to STAT Pulse				1	ms

Continued on the following page...

Electrical Specifications (Continued)

Unless otherwise specified: circuit of Figure 2, recommended operating temperature range for T_J and T_A , $V_{BUS} = 5.0 \text{ V}$, DIS = 0, (Charger Mode operation); SCL, SDA = 0 or 1.8 V; typical values are for $T_J = 25$ °C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit				
Boost Mode	Boost Mode Operation									
V	Paget Output Valtage et VPLIC	2.5 V < V _{BAT} < 4.5 V, I _{LOAD} from 0 to 200 mA	4.80	5.07	5.17	V				
V _{BOOST}	Boost Output Voltage at VBUS	$3.0~V < V_{BAT} < 4.5~V, \\ I_{LOAD}~from~0~to~500~mA$	4.77	5.07	5.17	V				
I _{BAT(BOOST)}	Boost Mode Quiescent Current	PFM Mode, V _{BAT} =3.6 V, I _{OUT} = 0, LDO On with No Load		300	450	μΑ				
t _{REG(BST)}	Boost Startup Time ⁽⁶⁾	To within 2% of V_{BOOST} Final Value, $I_{LOAD} < 200$ mA, $C_{BUS} \le 15 \mu F$		0.5	2.0	ms				
I _{LIMPK(BST)}	Q2 Peak Current Limit		1350	1550	1950	mA				
11//1 0	Minimum Battery Voltage for Boost	While Boost Active		2.32		V				
UVLO _{BST}	Operation	To Start Boost Regulator		2.48	2.70	V				

Notes:

- 5. C_{BAT} is placed as close to the charger IC as possible. An additional 30 μF of distributed system capacitance (C_{SYS}) is parallel with CBAT, but is located further from the IC.
- 6. Guaranteed by design; not tested in production.

I²C Timing Specifications

Guaranteed by design.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		Standard Mode			100	
ı	COL Objects Francisco	Fast Mode			400	1.11-
f _{SCL}	SCL Clock Frequency	High-Speed Mode, C _B ≤ 100 pF			3400	kHz
		High-Speed Mode, C _B ≤ 400 pF			1700	
	Bus-Free Time between STOP and	Standard Mode		4.7		
t _{BUF}	START Conditions	Fast Mode		1.3		μS
		Standard Mode		4		μS
t _{HD;STA}	START or Repeated START Hold Time	Fast Mode		600		
		High-Speed Mode		160		ns
	Standard Mode	Standard Mode		4.7		
. /	COLLOW Davids d	Fast Mode		1.3		μS
t _{LOW}	SCL LOW Period	High-Speed Mode, C _B ≤ 100 pF		160		
		High-Speed Mode, C _B ≤ 400 pF	V	320		ns
		Standard Mode		4	ñ	μS
	SCL HIGH Period	Fast Mode		600		
t _{HIGH}		High-Speed Mode, C _B ≤ 100 pF		60		ns
		High-Speed Mode, C _B ≤ 400 pF		120		
	Repeated START Setup Time	Standard Mode		4.7		μS
t _{SU;STA}		Fast Mode		600		
		High-Speed Mode		160		ns
		Standard Mode		250		
t _{SU;DAT}	Data Setup Time	Fast Mode		100		ns
		High-Speed Mode		10		
N.		Standard Mode	0		3.45	μS
	D	Fast Mode	0		900	
t _{HD;DAT}	Data Hold Time	High-Speed Mode, C _B ≤ 100 pF	0		70	ns
		High-Speed Mode, C _B ≤ 400 pF	0		150	
		Standard Mode	20+0).1C _B	1000	
. 3	OOL D: T	Fast Mode	20+0).1C _B	300	
t _{RCL}	SCL Rise Time	High-Speed Mode, C _B ≤ 100 pF		10	80	ns
		High-Speed Mode, C _B ≤ 400 pF		20	160	
		Standard Mode	20+0).1C _B	300	
	COL Fall Time	Fast Mode	20+0).1C _B	300	
t _{FCL}	SCL Fall Time	High-Speed Mode, C _B ≤ 100 pF		10	40	ns
		High-Speed Mode, C _B ≤ 400 pF		20	80	
		Standard Mode	20+0).1C _B	1000	
t _{RDA}	SDA Rise Time	Fast Mode	20+0).1C _B	300	
t _{RCL1}	Rise Time of SCL after a Repeated START Condition and after ACK Bit	High-Speed Mode, C _B ≤ 100 pF		10	80	ns
	STANT CONGILION and after ACK BIT	High-Speed Mode, C _B ≤ 400 pF		20	160	

Continued on the following page...

I²C Timing Specifications

Guaranteed by design.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		Standard Mode	20+0).1C _B	300	
	SDA Fall Time	Fast Mode	20+0).1C _B	300	1
t _{FDA}	SDA Fall Time	High-Speed Mode, C _B ≤ 100 pF		10	80	ns
		High-Speed Mode, C _B ≤ 400 pF		20	160	
		Standard Mode		4		μS
t _{su;sто}	Stop Condition Setup Time	Fast Mode		600		
		High-Speed Mode		160		ns
Св	Capacitive Load for SDA, SCL				400	pF

Timing Diagrams





Figure 6. I²C Interface Timing for Fast and Slow Modes




80 90 4.5 VBUS - 5.0 VBUS - 5.5 VBUS

75 300 600 900 1200 1500

Charge Current Setpoint, IBAT (mA)

Figure 7. Efficiency vs. Battery Voltage Over-I_{CHRG} Range

Figure 8. Efficiency vs. I_{CHRG} Over-V_{BUS} Range







Figure 9. HZ/Sleep Mode Battery Discharge Current, SDA=SCL=1.8 V, DIS=DBP=0

Figure 10. Charge Current vs. Battery Voltage, IBUSLIM=100 mA







Figure 11. Charge Current vs. Battery Voltage, IBUSLIM=500 mA

Figure 12. Charge Current vs. Battery Voltage, IBUSLIM=900 mA







Figure 13. Charge Current vs. Battery Voltage, 5.2 V_{BUS}, 1 A Source Limited

Figure 14. LDO Regulation vs. Load Over- V_{BUS} Range, 4.2 V_{BAT}







Figure 15. Charger Startup at V_{BUS} Plug-In, 3.2 V_{BAT} , ILIM=DBP=0, 1 k Ω LDO Load

Figure 16. Charger Startup at V_{BUS} Plug-In, 3.2 V_{BAT}, ILIM=1, DBP=0, 1 $k\Omega$ LDO Load






Figure 17. Charger Startup at HZ Bit Reset, 3.7 V_{BAT} , ILIM=DBP=1, 1 $k\Omega$ LDO Load, I_{CHRG} =1.0 A

Figure 18. Charger Startup at V_{BUS} Plug-In, Dead Battery, ILIM=DBP=0, 1 k Ω LDO Load





Figure 19. Charger Startup at V_{BUS} Plug-In, No Battery, ILIM=DBP=0, 300 Ω LDO Load

Figure 20. V_{BUS} OVP Response while Charging, 5-9-5 V_{BUS} , 3.7 V_{BAT} , I_{BUSLIM} =500 mA, I_{CHRG} =1.0 A







Figure 21. Battery Removal/Insertion while Charging, TE_DIS=1, 3.7 V_{BAT} , 1 $k\Omega$ LDO Load, I_{BUSLIM} =500 mA, I_{CHRG} =1.0 A

Figure 22. Battery Removal/Insertion while Charging, TE_DIS=0, 3.7 V_{BAT} , 1 $k\Omega$ LDO Load, I_{BUSLIM} =500 mA, I_{CHRG} =1.0 A






Figure 23. GSM Pulse (2 A Step, $t_R/t_F=5~\mu s$) Response, 3.9 $V_{BAT,}$ 1 $k\Omega$ LDO Load, $I_{BUSLIM}=500~mA$, $I_{CHRG}=1.0~A$

Figure 24. GSM Pulse (2 A Step, $t_R/t_F=5~\mu s$) Response, 3.9 V_{BAT} , 1 $k\Omega$ LDO Load, $I_{BUSLIM}=No$ Limit, $I_{CHRG}=1.0$ A, 500 mA V_{BUS} Source Limited

Boost Mode Typical Characteristics

Unless otherwise specified, using circuit of Figure 2 V_{BAT}=3.6 V, DIS=0, SCL=SDA=1.8 V, LDO no load, T_A=25°C.





Figure 25. Efficiency vs. Load Current Over-Input Voltage (V_{BAT}) Range

Figure 26. Efficiency vs. Load Current Over-Temperature Range, 3.6 V_{BAT}







Figure 27. Output Regulation vs. Load Current Over- Input Voltage (V_{BAT}) Range

Figure 28. Output Ripple vs. Load Current Over-Input Voltage (V_{BAT}) Range






Figure 29. OTG / Boost Quiescent Current vs. Input Voltage (V_{BAT}) Over-Temperature

Figure 30. OTG / Boost DC Load Current Limit Threshold vs. Input Voltage (V_{BAT}) Over-Temperature

Boost Mode Typical Characteristics

Unless otherwise specified, using circuit of Figure 2 V_{BAT}=3.6 V, DIS=0, SCL=SDA=1.8 V, LDO no load, T_A=25°C.




Figure 31. Startup, 50 Ω Load, Additional 10 μ F on V_{BUS}




Figure 32. V_{BUS} Output Fault Response




Figure 33. Line Transient Response, 50 Ω Load, 3.9-3.3-3.9 V_{BAT} , $t_R/t_F=10~\mu s$




Figure 34. Load Transient Response, 50-300-50 mA, $t_{\rm R}/t_{\rm F}$ =100 ns

Operation and Applications Description

The FAN54020 is a USB-compliant single-cell Li-lon switching charger with support for dead battery provision (DBP) within the BC1.2 specification, including a 30-minute timer that cannot exceed 45 minutes. The maximum charge current is rated at 1.5 A. The FAN54020 is designed to be stable with space-saving ceramic capacitors.

Charging Stages

Figure 35 shows the different stages of Li+ charging when a charger is connected to the USB pins and a battery is present and discharged below 2.25 V. Generally, the pregualification (called "PRE-CHARGE" in Figure 35) stage is when the battery voltage is below 2.25 V when an I_{SHORT} current of 90 mA charges the battery to V_{SHORT} voltage of 2.25 V. Then Fast Charge starts if a battery is detected and the current is increased considerably to a programmable IOCHARGE level ("CURRENT REGULATION" in the figure). The battery voltage climbs quickly based on the drop caused by the current across the load elements of the battery. Then the voltage climbs linearly until the constant voltage stage is reached at the programmable voltage of VOREG. The current is monitored during this stage ("VOLTAGE REGULATION" in the figure) and, when it reaches the end of current ITERM, charging stops.

Figure 36 shows the charge stages using a switching charger when the input power of the charging source is limited by the IC. During current regulation, as V_{BAT} rises, charge current decreases because input power is limited.




Figure 35. Typical Charging Profile




Figure 36. Charge Curve, I_{INLIM} Limits I_{CHARGE}

VBUS CON

The VBUS_CON bit is set after V_{BUS} rises above V_{BAT} and $V_{INMIN1} \ (4.4 \ V)^{(7)}.$

As soon as V_{BUS} falls below either $V_{IN(MIN)2}$ (3.7 V) or $V_{BAT},$ the IC turns off the charger and applies 50 mA to VBUS for 66 ms. If V_{BUS} is below V_{BAT} or 3.7 V at the end of this period, VBUS_CON is reset.

The STAT pin pulses whenever the VBUS_CON bit changes from HIGH to LOW. For VBUS_CON LOW to HIGH, the STAT pulse occurs per timing in Figure 37 or Figure 38, depending on whether or not charge or HZ state is entered after VBUS is connected.

Note:

 If V_{BUS} is above V_{INMIN2} (3.7 V), but below V_{INMIN1} (4.4 V); VBUS_CON is set for 132 ms. POK_B also pulses LOW for 132 ms.




Figure 37. VBUS Plug-in Timing: Battery Present, DBP=1, DIS = 0, HZ MODE = 0




Figure 38. VBUS Plug-in Timing from HZ_MODE: Battery Present, DBP = 1

VBUS POR and DBP (see Figure 37)

When the IC detects that V_{BUS} has risen above $V_{IN(MIN)1}$ (4.4 V), Q3's charge pump turns on. If V_{BUS} remains above this threshold for 16 ms, the IC then applies a 1 mA load to VBAT for 256 ms to ensure that, if the battery was removed or its discharge protection switch is open, the system capacitors across VBAT will be discharged below the V_{SHORT} threshold.

 V_{BUS} validation is then performed to ensure a valid charging source. Validation occurs with a 50 mA load on VBUS. To pass validation, V_{BUS} must remain above $V_{\text{IN}(\text{MIN})^1}$ and below V_{BUSOVP} for $t_{\text{VBUS_VALID}}$ (32 ms) before the IC initiates charging. If V_{BUS} fails validation; the load is removed, the VALIDATION FAIL bit is set, and validation is attempted every two seconds.

Once V_{BUS} is validated; VBUS_CON (Reg7[7]) is set, POK_B pulls low, and the STAT pin pulses to indicate to the system that VBUS is connected. This point is considered to be VBUS POR.

If V_{BUS} fails validation, the POK_B pin and bit (Reg7[6]) are raised and the STAT pin pulsed to indicate a V_{BUS} fault. V_{BUS} validation is subsequently re-tried every two seconds. Setting HZ_MODE or DIS prevents periodic re-validation. V_{BUS} validation is also performed prior to entering CHARGE state from any state where the charger is off.

At VBUS POR, the IC operates in accordance with its I^2C register settings as long as the DBP pin is HIGH. If the DBP pin is LOW, the IC sets all registers to their default values and the I_{BUS} current is controlled by the ILIM pin, with $I_{BUS}(MAX) = 100$ mA when ILIM is LOW and $I_{BUS}(MAX) = 500$ mA when ILIM is HIGH. Once DBP returns HIGH, D+ is tri-stated and charge parameters may be programmed by the host. $I_{BUS}(MAX)$ remains controlled by the state of the ILIM pin until the first I^2C write occurs; at which time, $I_{BUS}(MAX)$ is controlled by the I_{BUS} register bits (Reg5). The first I^2C write after DBP rises stops the I_{30MIN} timer and starts the 32-second timer (I_{32S}).

BC1.2 and USB 2.0 allow a portable device (defined as a device with a battery) with a dead battery to take a maximum of 100 mA from the USB VBUS line for a maximum of 45 minutes as long as the portable device forces the D+ line to 0.6 V typical.

If the DBP pin is LOW at VBUS POR or transitions from HIGH to LOW when VBUS is valid, the FAN54020:

- 1. Resets its registers to default values;
- 2. Starts the t_{30MIN} timer;
- Charges with its input current limit set by the state of the ILIM pin as described above; and
- 4. Sources 0.6 V to the D+ pin.

Both ILIM and DBP are internally pulled down and there is typically nothing to force them HIGH at this point due to the processor/system not being awake. When $t_{30\text{MIN}}$ expires, the FAN54020 removes the 0.6 V from D+ and stops charging. The D+ pin is also tri-stated when DBP is HIGH.

After a $t_{30\text{MIN}}$ timer expiration, charging may only be restarted after a new VBUS POR.

LDO

The FAN54020 contains a 3.3 V LDO available to provide power to the USB PHY. By default, the LDO is enabled and biased from VBAT when DBP is HIGH and $V_{BUS} < V_{BAT}$. When $V_{BUS} > V_{BAT}$, the LDO is biased from VBUS. If DBP is LOW, the LDO is only biased from VBUS and off when $V_{BUS} < V_{IN(MIN)1}$. When the LDO_OFF bit (Reg02[4]) is raised, the LDO is biased from VBUS and off when $V_{BUS} < V_{IN(MIN)1}$.

Pre-Charging Stage

A typical battery has a protection circuit within the battery pack to prevent further discharge if its cell voltage falls below 2.25 V. This causes V_{BAT} to decay quickly to ground since all that is holding V_{BAT} up is the external decoupling capacitors. Another way V_{BAT} can get so low is if VBAT is shorted to ground accidentally. Both are very rare in a typical system because a dead battery is typically above 3 V and only goes below 3 V via leakage over a long period of time.

When $V_{BUS} > V_{BAT}$, the IC takes its power from VBUS while monitoring VBAT to determine the optimal charging profile.

If V_{BAT} is below 2.25 V, a charging current of 90 mA is used to trickle charge the battery. If it is not a short circuit, V_{BAT} should recover very quickly above 2.25 V since it is only charging decoupling capacitors. If there is a short circuit, the timer continues up to 30 minutes and expires, shutting down the charger. This limits the short-circuit current of 90 mA to be drawn only for 30 minutes. The only way to recover from this fault is to remove the short circuit. If the short circuit is not removed, detaching and re-attaching the charger restarts the dead battery provision timer for another 30 minutes before shutting off again.

Battery Absent / Present Response

The FAN54020 detects if the battery is absent if V_{BAT} is below 2.25 V at the start of charging. To accomplish this, the IC raises V_{OREG} to 4.0 V for up to 128 ms after V_{BAT} is above 2.25 V. After 64 ms, V_{BAT} is compared to 3.7 V. If V_{BAT} rises above 3.7 V at any time in that 64 ms period, the battery is assumed to be absent (see Figure 39).

If battery absence is detected; all registers are reset, the NOBAT bit is set, an interrupt generated, and V_{OREG} reverts to its default value of 3.54 V. The charger continues to provide power to the system with STAT HIGH in DBP Mode until otherwise instructed through I^2C commands. This allows the host processor an opportunity to detect charger type and negotiate with the USB host for higher current.

The IC continues to provide current, provided that:

- 1. A timer (T_{30MIN} or T_{32S}) is running; and
- 2. $HZ_MODE = 0$ and DIS = 0.

The current drawn from VBUS is determined by the state of the ILIM pin and the I_{OCHARGE} settings.

Once the initial battery absence test is performed, the only other battery absent test performed occurs if ITERM_DIS = 0 and the charge current drops below the ITERM setting.

Constant Current / Constant Voltage Charging

In this stage, V_{BAT} is above the pre-qualification voltage of 2.25 V, but below V_{OREG} . At a certain V_{BAT} level, the system begins a low-level software boot sequence and uses the USB PHY to determine if a Dedicated Charging Port (DCP), Charging Downstream Port (CDP), or a typical PC host (a Standard Downstream Port (SDP)) is connected. The result of the interrogation determines how much current the FAN54020 can draw and remain USB compliant.

For SDP and CDP, enumeration is required. After enumeration, the system can raise the ILIM pin to increase charge current to 500 mA or the host can use the I^2 C bus to program the charge current via the $I_{OCHARGE}$ bits in IBAT (REG3[7:4]).

After DBP transitions from LOW to HIGH, writing to any register through I²C stops and resets the t_{30MIN} timer, which in turn enables the 32-second timer (t_{32S}). As long as t_{32S} is enabled, charge current is controlled by I²C register settings.

If the t_{32S} timer subsequently expires, charging stops and the IC enters IDLE state (see Figure 42). To continue charging when t_{32S} is enabled, the host must reset the t_{32S} timer by periodically setting the TMR_RST bit (Reg0A[7]). Once the IDLE state is entered; charging can resume only after VBUS is disconnected and reconnected, the DBP pin is lowered, or a new I²C write starts the t_{32S} timer.

The constant voltage, V_{OREG} , threshold is also expected to be set based on battery type and battery temperature, which should be monitored by the processor via separate controls. Thermal regulation within the FAN54020 may have little correlation to the battery temperature since the heat dissipation of the PCB that the FAN54020 is soldered to may be completely different from the heat dissipation within the battery pack.

Charge Termination and Recharge

When V_{BAT} reaches V_{OREG} (Reg4[5:0]), the current charging the battery is reduced, limited by the battery's ESR and its internal cell voltage. Charging continues until the $I_{BAT} < I_{TERM}$ (set by Reg3[3:0] bits) threshold is crossed. If ITERM_DIS = 0, charging stops (charge termination), and t_{32S} stops.

After charge termination, a small load is placed across VBAT for 132 ms. The battery is presumed absent if V_{BAT} stays below V_{RCH} (140 mV below V_{OREG}) for the next 132 ms. The NOBAT bit is then set and the NOBAT Fault state is entered (see Figure 46). The charger restarts after two seconds and:

 If V_{BAT} < V_{SHORT}, a battery absent/present test described in Figure 39 is performed;

OR

2. If $V_{BAT} > V_{SHORT}$, PWM charging resumes.

The NOBAT bit is reset only if one of the battery absent / present tests is performed with battery presence detected or after a VBUS POR with the battery present.

If V_{BAT} falls to 140 mV below V_{OREG} , the Fast Charge charging cycle starts again, if $VRCH_DIS = 0$. A recharge condition debounce time of 132 ms is used to prevent transient battery load currents (such as GSM current pulses) from triggering recharge unnecessarily.




Figure 39. Battery Absent After VBUS POR





Figure 40. VBUS POR Flow Chart






Figure 44. Charge State Flow Chart

Note:

8. If HZ_MODE is set, or DIS = 1, Charge State exits to HZ State.




Figure 45. Charge Done State Flow Chart




Figure 46. NOBAT Fault State Flow Chart

Production Test Mode

Production Test Mode (PTM) provides power for the system from the USB port.

PTM is enabled when the PTM_EN bit is HIGH and the battery is absent (NOBAT = 1). Only the OREG loop is active and V_{OREG} must be programmed by the user. The 32second timer (T_{32S}) is stooped during PTM.

During PTM, high-current pulses (load currents greater than 1.5 A) must be limited to 20% duty cycle with a minimum period of 10 ms. A 50 mA minimum DC load is required.

STAT Pin and Interrupts

The STAT pin is used to indicate charging status, as well as to signal the host processor of a change in the status of the IC or system. The STAT pin emits a 125 μ s low-going pulse whenever an unmasked interrupt event occurs (see Reg6 – Reg7). The static state of the STAT pin is determined by whether the IC is charging a battery:

Table 2. STAT Pin Static State

CHARGER	NOBAT Bit	STAT Pin
ON	0	0
OFF	X	1
Х	1	1

Any interrupt pulse that occurs while STAT was statically LOW is preceded by a 125 μs STAT HIGH pulse, as shown in Figure 47.




Figure 47. STAT Interrupt Pulse Behavior

If the condition causing the interrupt also causes the charger to stop charging (for example, a Timer fault (TC_TO)), STAT remains HIGH after the 125 μs low-going pulse. If charging continues after the interrupt (as with TREG_FLAG interrupt), STAT goes HIGH for 125 μs after the 125 μs low-going pulse, then returns LOW.

When bits in the INTERRUPT or STATUS register are set, if the corresponding MASK bit is reset, the INTERRUPT bit (Reg1[0]) is set before the falling edge of STAT, which enunciates the interrupt. The INTERRUPT bit is cleared when the host reads Reg1. For an interrupt to be enunciated by the STAT pin, the following conditions must ALL be true:

- An interrupt condition occurs, which sets an interrupt bit in INTERRUPT or STATUS registers; and
- 2. The corresponding mask bit = 0; and
- 3. The INTERRUPT bit (Reg1[0]) = 0.

If additional interrupt conditions occur before the host clears the INTERRUPT bit by reading Reg1, the STAT pin does not pulse.

OVP and VBUS IN Regulation

The FAN54020 contains programmable over-voltage protection (OVP) on VBUS, ranging from 6.5 V to 8.0 V, as specified in the V_{BUSOVP} bits (Reg1[2:1), with the default setting of 7 V. If OVP is detected, the FAN54020 suspends charging functionality if charging is active when OVP is detected. The FAN54020 interrupts the host when the OVP event occurs and sets the OVP_FLAG bit.

Charging resumes when V_{BUS} returns below the OVP threshold. While charging is suspended, the t_{30MIN} or t_{32S} timer continues and D+ remains at 0.6 V if DBP is LOW.

When V_{BUS} rises above $V_{IBUS(DIS)}$ (6.0 V typical), the IBUS loop is disabled and remains disabled for the next one second. If V_{BUS} falls below $V_{IBUS(DIS)}$ (5.75 V), the IBUS loop is re-enabled. This allows Q3 to be used as a linear regulator to protect PMID from going above about 6 V, while still allowing the charger to operate up to its OVP threshold. When Q3 is used as a linear regulator, it can no longer be used as a sense element for IBUS.

 V_{BUS} is typically 5 V ±10%, depending on the charging current. If the FAN54020 is programmed to a higher current than the charger can support, a VBUS regulation loop ensures that the "weak" source does not create a situation where VBUS collapses due to loading. The FAN54020 attempts to lower the charger current and maintain VBUS to the value set in the VBUS_REF bits (Reg2[3:2]). The VBUS regulation loop is enabled by default and has a default value of 4.3 V.

Charging is stopped if V_{BUS} falls below $V_{IN(MIN)1}$ (3.7 V typical) or V_{BAT} , typically indicating that VBUS has been disconnected. Charging remains stopped until V_{BUS} rises above $V_{IN(MIN)1}$ (4.4 V typical) and stays above this threshold.

Thermal Regulation Loop

If the IC junction temperature reaches T_{CF} (Reg5[7:6]), the charger reduces its output current to 300 mA to prevent overheating and the TREG_FLAG bit is set. If the temperature increases beyond T_{SHUTDWN} ; charging is suspended and the TSD_FLAG is set. While charging is suspended, the $t_{30\text{MIN}}$ or $t_{32\text{S}}$ timer continues to run and D+ remains at 0.6 V if DBP is LOW. Charging resumes at programmed current after the die cools below T_{CF} . This algorithm allows for the fastest recovery from a thermal regulation event, while still averaging a current that keeps the temperature below T_{CF} .

In both cases, removal of the over-temperature conditions is indicated via the OT_RECOV bit. Temperature is continuously monitored whenever the charger is enabled.

Additional θ_{JA} data points, measured using the FAN54020 evaluation board, are given in Table 3 (measured with T_A =25°C). As power dissipation increases, the effective θ_{JA} decreases due to the larger difference between the die temperature and its ambient.

Table 3. FAN54020 Evaluation Board Θ_{JA}

Power (W)	θ_{JA}
0.504	54°C/W
0.844	50°C/W
1.506	46°C/W

Safety Registers

The SAFETY register (Reg0Fh) prevents the values in V_{OREG} (Reg4[5:0]) and $I_{OCHARGE}$ (Reg3 [7:4]) from exceeding the SAFETY register values of V_{SAFE} (Reg0Fh[3:0]) and I_{SAFE} (Reg0Fh[7:4]).

After DBP pin is set HIGH, the SAFETY register may only be written before any other register is written. After writing to any other register, the SAFETY register is locked until DBP is set LOW. When DBP pin transitions from LOW to HIGH, the default value of the Safety register is loaded.

 V_{SAFE} and I_{SAFE} establish values that limit the maximum values of OREG and ICHG. If the host attempts to write a value higher than V_{SAFE} or I_{SAFE} to V_{OREG} or I_{OCHARGE} , respectively; the V_{SAFE} and I_{SAFE} value appears as the V_{OREG} and I_{OCHARGE} register values, respectively.

Boost Mode

Boost Mode can be enabled by the BOOST_EN bit (Reg2[6]). To remain in BOOST Mode, the TMR_RST bit must be periodically reset to prevent the t_{32S} timer from overflowing. To remain in Boost Mode, the TMR_RST must be set by the host before the t_{32S} timer times out. If t_{32S} times out in Boost Mode; the IC resets the BOOST_EN bit and pulses the STAT pin.

Boost PWM Control

The IC uses a minimum on-time and computed minimum off-time to regulate V_{BUS} . The regulator achieves excellent transient response by employing current-mode modulation. This technique causes the regulator to exhibit a load line. During PWM Mode, the output voltage drops slightly as the input current rises. With a constant V_{BAT} , this appears as a constant output resistance.

The "droop" caused by the output resistance when a load is applied allows the regulator to respond smoothly to load transients with no undershoot from the load line. This can be seen in Figure 48.




Figure 48. Output Resistance (R_{OUT})

 V_{BUS} as a function of I_{LOAD} can be computed when the regulator is in PWM Mode (continuous conduction) as:

$$V_{OUT} = 5.07 - R_{OUT} \bullet I_{LOAD}$$

At V_{BAT}=3.6 V and I_{LOAD}=500 mA, V_{BUS} would drop to:

$$V_{OUT} = 5.07 - 0.225 \bullet 0.5 = 4.979V$$

At V_{BAT}=2.7 V and I_{LOAD}=200 mA, V_{BUS} would drop to:

$$V_{QUT} = 5.07 - 0.317 \bullet 0.2 = 5.007V$$