## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China


Is Now Part of



## ON Semiconductor ${ }^{\oplus}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^0]
## FAN5702

## Configurable 180 mA 6-LED Driver with $I^{2} C$ Control

## Features

- Six (6) Parallel LEDs (up to 30 mA Each)
- Total Package Load Current Capability: 180 mA
- Group from 2 to 6 LEDs for Flexible Backlighting
- I2C Interface for Easy Programming
- >600:1 Dimming Ratio for 100 Hz PWM Frequency
- Logarithmically Controlled Dimming with 64 Steps
- Secondary Brightness Control Using PWM Dimming up to 20 kHz in Conjunction with I2C Dimming
- Dynamic Backlight Control (DBC) to Reduce Current Consumption
- Up to 92\% Efficiency
- Built-in 1.5x Charge Pump with Low Drop-Out Bypass Switch and automatic switching to 1x mode
- 1.2 MHz Switching Frequency for Small-Sized Capacitors
- $\quad$ 16-Bump $1.6 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ WLCSP ( 0.6 mm Height)
- 16 -Lead $3.0 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ UMLP ( 0.55 mm Height)


## Applications

- LCD Backlighting
- Mobile Handsets / Smartphones
- Portable Media Players


## Description

The FAN5702 is a highly integrated and configurable charge-pump-based multi-LED driver. The device can drive up to six LEDs in parallel with a total output current of 180 mA . Regulated internal current sinks deliver excellent current and brightness matching to all LEDs.
The FAN5702 has an $I^{2} \mathrm{C}$ interface that allows the user to independently control the brightness with a default grouping of $2,1,1,1,1$ for a maximum of five independent lighting channels. The LED driver can be programmed in a multitude of configurations to address broad lighting requirements for different platforms. Each LED can be configured through $I^{2} \mathrm{C}$ as five independent channels (Group A has two LEDs by default) or any additional LEDs can join Group A to increase the backlighting needs as the display size increases. The device offers a second dimming control using the EN/PWM pin. Applying a PWM dimming signal to this pin allows control of the dimming of Group A LEDs so that the average current is the linear value multiplied by the PWM dimming duty-cycle.

The device provides excellent efficiency, without an inductor, by operating the charge pump in 1.5 x or pass-through mode.

The FAN5702 can be ordered with default $I_{\text {SET }}$ values of $30 \mathrm{~mA}, 20 \mathrm{~mA}, 15 \mathrm{~mA}$, or 8 mA . The default $\mathrm{I}_{\mathrm{SET}}$ is always determined by the I $\mathrm{I}_{\text {ST }}$ ordered (see Ordering Information).

## Ordering Information

| Part Number | LED Current ( $\mathrm{I}_{\mathrm{SET}}$ ) | Temperature Range | Package | Packing |
| :---: | :---: | :---: | :---: | :---: |
| FAN5702UC30X | 30 mA | -40 to $85^{\circ} \mathrm{C}$ | WLCSP-16, 0.4 mm Pitch | Tape and Reel |
| FAN5702UC20X | 20 mA |  |  |  |
| FAN5702UC15X | 15 mA |  |  |  |
| FAN5702UC08X | 8 mA |  |  |  |
| FAN5702UMP30X | 30 mA |  |  |  |
| FAN5702UMP20X | 20 mA |  | UMLP-16, $3.0 \times 3.0 \times 0.55 \mathrm{~mm}$ | Tape and Reel |
| FAN5702UMP15X | 15 mA |  | UMLP-16, $3.0 \times 3.0 \times 0.55 \mathrm{~mm}$ | Tape and Reel |
| FAN5702UMP08X | 8 mA |  |  |  |

## Typical Application



Figure 1. Typical Application

## WLCSP Pin Configuration



Figure 2. WLCSP-16, 0.4 mm Pitch, $1.61 \times 1.61 \mathrm{~mm}$

## Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :---: |
| D2 | VIN | Input Supply Voltage. Connect to $2.7-5.5 \mathrm{~V}_{\mathrm{DC}}$ input power source. |
| B4 | GND | Ground |
| D1 | VOUT | Charge Pump Output Voltage. Connect to LED anodes. |
| D3, D4 | C1+, C1- | Charge pump flying capacitor \#1 |
| C3, C4 | C2+, C2- | Charge pump flying capacitor \#2 |
| $\begin{aligned} & \mathrm{A} 1, \mathrm{~A} 2 \\ & \mathrm{~B} 1, \mathrm{~B} 2 \\ & \mathrm{C} 1, \mathrm{C} 2 \end{aligned}$ | $\begin{gathered} \text { D2A, D1A } \\ \text { D4,D3 } \\ \text { D6,D5 } \end{gathered}$ | LED Outputs |
| A4 | EN / PWM | Enable / PWM dimming input. By default, this pin acts as a simple enable / disable function. When this pin is HIGH, normal operation is enabled. When LOW, the IC is reset and all functions (including I ${ }^{2} \mathrm{C}$ communications) are disabled. By setting General Purpose register bit $7=1$, the pin functions as a PWM dimming input for Group A. To restore the Enable function, the General Purpose register bit 7 must be set LOW. |
| B3 | SDA | $1^{2} \mathrm{C}$ interface serial data |
| A3 | SCL | $I^{2} \mathrm{C}$ interface serial clock |

## UMLP Pin Configuration



Figure 3. UMLP-16, 0.5 mm Pitch, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$

## Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :---: |
| 11 | VIN | Input Supply Voltage. Connect to $2.7-5.5 \mathrm{~V}_{\mathrm{DC}}$ input power source. |
| 6 | GND | Ground |
| 12 | VOUT | Charge Pump Output Voltage. Connect to LED anodes. |
| 10,9 | C1+, C1- | Charge pump flying capacitor \#1 |
| 8,7 | C2+, C2- | Charge pump flying capacitor \#2 |
| $\begin{gathered} 1,2 \\ 15,16 \\ 13,14 \end{gathered}$ | $\begin{gathered} \text { D2A, D1A } \\ \text { D4,D3 } \\ \text { D6,D5 } \end{gathered}$ | LED Outputs |
| 4 | EN / PWM | Enable / PWM dimming input. By default, this pin acts as a simple enable / disable function. When this pin is HIGH, normal operation is enabled. When LOW, the IC is reset and all functions (including $\mathrm{I}^{2} \mathrm{C}$ communications) are disabled. By setting General Purpose register bit $7=1$, the pin functions as a PWM dimming input for Group A. To restore the Enable function, the General Purpose register bit 7 must be set LOW. |
| 5 | SDA | $1^{2} \mathrm{C}$ interface serial data |
| 3 | SCL | $1^{2} \mathrm{C}$ interface serial clock |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter |  | Min. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| Unit |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | VIN, VOUT Pins | -0.3 | 6.0 | V |
|  | Other Pins ${ }^{(1)}$ | -0.3 | $\mathrm{~V}_{\text {IN }}+0.3$ | V |
| ESD | Electrostatic Discharge <br> Protection Level | Human Body Model per JESD22-A114 | 3 |  |
|  |  |  |  |  |
|  | Charged Device Model per JESD22-C101 | 2 |  |  |
| $\mathrm{~T}_{\mathrm{J}}$ | Junction Temperature | -40 | +150 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage Temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Soldering Temperature, 10 Seconds |  | +260 | ${ }^{\circ} \mathrm{C}$ |

## Note:

1. Lesser of $\mathrm{V}_{\mathrm{IN}}+0.3$ or 6.0 V .

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathbb{I N}}$ | Supply Voltage | 2.7 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{LED}}$ | LED Forward Voltage | 2 | 4 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Properties

| Symbol | Parameter |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Theta_{J A}$ | Junction-to-Ambient Thermal Resistance | WLCSP |  | 80 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | UMLP |  | 49 |  |  |

## Note:

2. Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JESD51-7 JEDEC standard. Special attention must be paid not to exceed junction temperature $T_{J(\max )}$ at a given ambient temperate $\mathrm{T}_{\mathrm{A}}$.

## Electrical Specifications

Unless otherwise specified: $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and $\mathrm{ENA}, \mathrm{EN} 3$, EN 4 , EN5, and $\mathrm{EN6}=1$. Typical values are $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{LED}}=20 \mathrm{~mA}$, and LED cathode terminals $=0.4 \mathrm{~V}$. Circuit and components are according to Figure 1.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supplies and Thermal Protection |  |  |  |  |  |  |
| lQ | Quiescent Supply Current | 1.5x Mode, No LEDs |  | 4.4 |  | mA |
|  |  | 1x Mode, No LEDs |  | 0.3 |  |  |
| $\mathrm{I}_{\text {SD }}$ | Shutdown Supply Current | $\mathrm{EN}=0, \mathrm{~V}_{\text {IN }}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | 0.1 | 2.0 | $\mu \mathrm{A}$ |
| Vuvio | Under-Voltage Lockout Threshold | $\mathrm{V}_{\text {IN }}$ Rising |  | 2.55 | 2.70 | V |
|  |  | $\mathrm{V}_{\text {IN }}$ Falling | 2.20 | 2.40 |  |  |
| VUVHYST | Under-Voltage Lockout Hysteresis |  |  | 150 |  | mV |
| Tlimit | Thermal Shutdown |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| THYST | Thermal Shutdown Hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

## LED Current Sinks

| $I_{\text {LED }}$ | Absolute Current Accuracy | $\mathrm{V}_{\text {CATHODE }}=0.4 \mathrm{~V}$; see options for $I_{\text {SET }}$ | $-10 \%$ | $\mathrm{I}_{\text {SET }}$ | $+10 \%$ | mA |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {LED(MAX) }}$ | Maximum Diode Current ${ }^{(3)}$ | $\mathrm{I}_{\text {LED }}=\mathrm{I}_{\text {SET }}$ |  | 30 |  | mA |
| $\mathrm{I}_{\text {LED_MATCH }}$ | LED Current Matching ${ }^{(4)}$ | $\mathrm{V}_{\text {CATHODE }}=0.4 \mathrm{~V}, \mathrm{I}_{\text {LED }}=I_{\text {SET }}$ |  | 0.4 | 3.0 | $\%$ |
| $\mathrm{~V}_{\text {DTH }}$ | $1 \times$ to $1.5 \times$ Gain Transition <br> Threshold | LED Cathode Voltage Falling | 100 | mV |  |  |
| $\mathrm{V}_{\text {HR }}$ | Current Sink Headroom ${ }^{(5)}$ | $\mathrm{I}_{\text {LED }}=90 \% \mathrm{I}_{\text {LED(NOMINAL) }}$ |  | 65 | mV |  |


| PWM Dimming |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {PWM }}$ | PWM Switching Frequency | ton_LED(MINIMUM) $=15 \mu \mathrm{~s}$ |  | 20 | kHz |
| DPWM | PWM Duty-Cycle | $f_{\text {PWM }}=100 \mathrm{~Hz}$ | 0.15 | 100.00 | \% |

## Charge Pump

| Rout | Output Resistance | 1.5x Mode |  | 2.4 |  | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1x Mode |  | 0.9 |  |  |
| $\mathrm{f}_{\text {Sw }}$ | Switching Frequency |  | 0.9 | 1.2 | 1.5 | MHz |
| tstart | Startup Time | $\mathrm{V}_{\text {OUT }}=90 \%$ of $\mathrm{V}_{\text {IN }}$ |  | 250 |  | $\mu \mathrm{s}$ |

Logic Inputs (EN, SDA, SCL)

| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-Level Input Voltage |  | 1.2 |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | LOW-Level Input Voltage |  |  |  | 0.4 |
| $\mathrm{~V}_{\mathrm{IMAX}}$ | Maximum Input Voltage |  |  | 1.8 | 5.5 |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Bias Current | Input Tied to GND or $\mathrm{V}_{\mathrm{IN}}$ | V |  |  |

## Notes:

3. The maximum total output current for the IC should be limited to 180 mA . The total output current can be split between the two groups (IDxA = IDxB = 30 mA maximum). Under maximum output current conditions, special attention must be given to input voltage and LED forward voltage to ensure proper current regulation. See the Maximum Output Current section of the datasheet for more information.
4. For the two groups of current sinks on a part (group A and group B), the following are determined: the maximum sink current in the group (MAX), the minimum sink current in the group (MIN), and the average sink current of the group (AVG). For each group, two matching numbers are calculated: (MAX-AVG)/AVG and (AVG-MIN)/AVG. The largest number of the two (worst case) is considered the matching value for the group. The matching value for a given part is considered to be the highest matching value of the two groups. The typical specification provided is the most likely norm of the matching value for all parts.
5. For each Dxx pin, headroom voltage is the voltage across the internal current sink connected to that pin. $\mathrm{V}_{\text {HRx }}=\mathrm{V}_{\text {OUt }}$ $V_{\text {Led. }}$ If headroom voltage requirement is not met, LED current regulation is compromised.

## Typical Characteristics

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{LED}}=20 \mathrm{~mA}$, and LED cathode terminals $=0.4 \mathrm{~V}$.


Figure 4. Efficiency with LED Current of 8 mA and 20 mA


Figure 6. LED Current Variation vs. Temperature


Figure 8. Switching Frequency Over-Temperature with LED Current at $\mathbf{2 0} \mathbf{~ m A}$

## Typical Characteristics



Figure 9. Mode Transition from 1x to $1.5 x$ Mode Using PWM Control (Vathode Ramp Up) at 2\% Duty Cycle


Figure 11. Line Transient Response in 1x Mode, $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$ - 4.2 V, ILEDx $=20 \mathrm{~mA}$


Figure 13. Line Transient from 1 x to 1.5 x Mode, $\mathrm{V}_{\mathrm{IN}}=3.2 \mathrm{~V}-4.1 \mathrm{~V}, \mathrm{I}_{\text {LED }}=20 \mathrm{~mA}$


Figure 10. Mode Transition from 1.5x to 1 x Mode Using PWM Control (Vathode Ramp Down) at 2\% Duty Cycle


Figure 12. Line Transient Response in 1.5x Mode, $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ - 3.3 V, ILED=20 mA


Figure 14. Soft-Start with SDA and SCL

## Typical Characteristics



Figure 15. Linear Dimming via $I^{2} C$ Interface, $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, $\mathrm{I}_{\text {LED }}=20 \mathrm{~mA}$, and $\mathrm{t}_{\text {RAMP }}=6.4 \mathrm{~ms}$


Figure 17. PWM and Linear (via $I^{2} \mathrm{C}$ ) Dimming, $\mathrm{V}_{\mathbb{I N}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{LEDx}}=20 \mathrm{~mA}$, and $\mathrm{EN}=1 \mathrm{kHz}$ with $\mathbf{2 0 \%}$ Duty Cycle

## $I^{2} \mathrm{C}$ Timing Specifications

Guaranteed by design.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCL }}$ | SCL Clock Frequency | Standard Mode |  |  | 100 | kHz |
|  |  | Fast Mode |  |  | 400 |  |
| $t_{\text {BuF }}$ | Bus-Free Time between STOP and START Conditions | Standard mode |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 1.3 |  |  |
| thd; ${ }_{\text {STA }}$ | START or Repeated START Hold Time | Standard Mode |  | 4 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 600 |  | ns |
| tıow | SCL LOW Period | Standard Mode |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 1.3 |  | ns |
| $\mathrm{t}_{\text {HIGH }}$ | SCL HIGH Period | Standard Mode |  | 4 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 600 |  | ns |
| $\mathrm{t}_{\text {Su; }}$ STA | Repeated START Setup Time | Standard Mode |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 600.0 |  | ns |
| $\mathrm{tsu}_{\text {; Dat }}$ | Data Setup Time | Standard Mode |  | 250 |  | ns |
|  |  | Fast Mode |  | 100 |  | ns |
| thd; DAT | Data Hold Time | Standard Mode | 0 |  | 3.45 | $\mu \mathrm{s}$ |
|  |  | Fast Mode | 0 |  | 900.00 | ns |
| $t_{\text {RCL }}$ | SCL Rise Time | Standard Mode | 20+0 |  | 1000 | ns |
|  |  | Fast Mode | 20+0 |  | 300 | ns |
| $\mathrm{t}_{\text {f }} \mathrm{L}$ | SCL Fall Time | Standard Mode | 20+0 |  | 300 | ns |
|  |  | Fast Mode | 20+0 |  | 300 | ns |
| $t_{\text {RDA }}$ | SDA Rise Time ${ }^{(6)}$ | Standard Mode | 20+0 |  | 1000 | ns |
|  |  | Fast Mode | 20+0 |  | 300 | ns |
| $t_{\text {FDA }}$ | SDA Fall Time | Standard Mode | 20+0 |  | 300 | ns |
|  |  | Fast Mode | 20+0 |  | 300 | ns |
| $\mathrm{t}_{\text {su;sto }}$ | Stop Condition Setup Time | Standard Mode |  | 4 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 600 |  | ns |
| $\mathrm{C}_{\mathrm{B}}$ | Capacitive Load for SDA and SCL |  |  |  | 400 | pF |

Note:
6. Rise time of SCL after a repeated START condition and after an ACK bit.

## Timing Diagram



Figure 18. $\quad I^{2} C$ Interface Timing for Fast and Slow Modes

## Circuit Description

The FAN5702 is a white LED driver system based on an adaptive $1.5 x$ charge pump capable of supplying up to 180 mA of total output current. The tightly matched current sinks ensure uniform brightness between the LEDs. Each LED has a common anode configuration with its peak drive current set during manufacturing (see Ordering Information and $I_{S E T}$ ). An $I^{2} \mathrm{C}$-compatible interface is used to vary the brightness within the individual current sinks as well as configure the grouping. Each LED is controlled with 64 exponentially spaced analog brightness control levels through $I^{2} \mathrm{C}$, as indicated in Table 1. For maximum flexibility, the FAN5702 can be programmed with five independently controlled LED banks; by default, arranged as 2,1,1,1,1 (first two LEDs represent Group A). Through $I^{2} \mathrm{C}$, the device can be reconfigured to add up to six LEDs to Group A as needed by application requirements.

## Charge Pump

The charge pump operates in either $1 x$ mode, where $\mathrm{V}_{\text {out }}$ is connected to $\mathrm{V}_{\text {IN }}$ through a bypass switch, or in 1.5 x mode. The circuit operates in $1 x$ mode until the LED with the highest forward voltage ( $\mathrm{V}_{\text {LED(MAX) }}$ ) can no longer maintain current regulation. At that point, $1.5 x$ Mode begins. If the lowest active cathode voltage is greater than 1.8 V , the charge pump switches back to $1 x$ Mode.

## IC Enable

By default the General Purpose register bit $7=0$, the EN pin functions as enable/disable. When the EN pin is LOW, all circuit functions, including $\mathrm{I}^{2} \mathrm{C}$, are disabled and the registers are set to their default values.
When the EN pin HIGH, I ${ }^{2} \mathrm{C}$ interface is enabled. The LEDs can be turned on/off by writing to the General Purpose register. The user can always communicate via $I^{2} \mathrm{C}$ with the device to change register settings regardless of whether any LED is on or off.

## PWM Dimming

By programming the General Purpose register bit $7=1$, the EN pin is reappropriated to a PWM dimming input. Applying a PWM signal to this pin controls the LED current waveform to be ON when the PWM dimming pin is HIGH and OFF when the PWM dimming pin is LOW. By using this pin in conjunction with the $I^{2} C$ register dimming, the part can achieve higher dimming resolution. For instance, an 8-bit PWM dimming signal applied along with the 6-bit register dimming yields better than 14 bits of resolution

To change the PWM dimming pin back to the EN function, set the General Purpose register bit 7 to 0 .

## Register Controlled Brightness

The DC value of the LED current is modulated according to the values in Table 1. Current is expressed as a percentage of the full scale current and is illustrated with a 20 mA ISET. .

Table 1. Brightness Control

| Dimming Code (Bx5-Bx0) | Current Level | $\mathrm{I}_{\text {LED }}(\mathrm{mA})\left(\mathrm{I}_{\text {SET }}=20 \mathrm{~mA}\right)$ |
| :---: | :---: | :---: |
| 000000 | 0.125\% | 0.025 |
| 000001 | 0.188\% | 0.038 |
| 000010 | 0.249\% | 0.050 |
| 000011 | 0.312\% | 0.063 |
| 000100 | 0.374\% | 0.075 |
| 000101 | 0.438\% | 0.088 |
| 000110 | 0.499\% | 0.100 |
| 000111 | 0.560\% | 0.113 |
| 001000 | 0.622\% | 0.125 |
| 001001 | 0.692\% | 0.138 |
| 001010 | 0.750\% | 0.150 |
| 001011 | 0.810\% | 0.163 |
| 001100 | 0.875\% | 0.175 |
| 001101 | 0.938\% | 0.188 |
| 001110 | 1.004\% | 0.200 |
| 001111 | 1.124\% | 0.225 |
| 010000 | 1.250\% | 0.250 |
| 010001 | 1.375\% | 0.275 |
| 010010 | 1.499\% | 0.300 |
| 010011 | 1.625\% | 0.325 |
| 010100 | 1.750\% | 0.350 |
| 010101 | 1.881\% | 0.375 |
| 010110 | 2.063\% | 0.413 |
| 010111 | 2.249\% | 0.450 |
| 011000 | 2.438\% | 0.488 |
| 011001 | 2.687\% | 0.538 |
| 011010 | 2.939\% | 0.588 |
| 011011 | 3.186\% | 0.638 |
| 011100 | 3.562\% | 0.713 |
| 011101 | 3.936\% | 0.788 |
| 011110 | 4.310\% | 0.863 |
| 011111 | 4.813\% | 0.963 |
| 100000 | 5.314\% | 1.063 |
| 100001 | 5.936\% | 1.188 |
| 100010 | 6.565\% | 1.313 |
| 100011 | 7.313\% | 1.463 |
| 100100 | 8.059\% | 1.613 |
| 100101 | 8.938\% | 1.788 |
| 100110 | 9.876\% | 1.975 |
| 100111 | 10.874\% | 2.175 |
| 101000 | 12.005\% | 2.400 |
| 101001 | 13.253\% | 2.650 |
| 101010 | 14.618\% | 2.925 |
| 101011 | 16.124\% | 3.225 |
| 101100 | 17.881\% | 3.575 |
| 101101 | 19.875\% | 3.975 |
| 101110 | 22.121\% | 4.425 |
| 101111 | 24.621\% | 4.925 |
| 110000 | 27.376\% | 5.475 |
| 110001 | 30.373\% | 6.075 |
| 110010 | 33.623\% | 6.725 |
| 110011 | 37.124\% | 7.425 |
| 110100 | 40.873\% | 8.175 |
| 110101 | 44.875\% | 8.975 |
| 110110 | 49.124\% | 9.825 |
| 110111 | 53.624\% | 10.725 |
| 111000 | 58.375\% | 11.675 |
| 111001 | 63.378\% | 12.675 |
| 111010 | 68.625\% | 13.725 |
| 111011 | 74.122\% | 14.825 |
| 111100 | 79.874\% | 15.975 |
| 111101 | 85.873\% | 17.175 |
| 111110 | 92.373\% | 18.475 |
| 111111 | 100.000\% | 20.000 |

## Brightness Ramp Control

When changing the group A brightness, the IC steps through the brightness table at rate programmed by the RAMP register, indicated in Table 2.
Table 2. Group A Brightness Ramp Control

| RAMP[1:0] | Time per Step | Full-Scale Ramp Time |
| :---: | :---: | :---: |
| 00 | 0.1 ms | 6.4 ms |
| 01 | 25 ms | 1600 ms |
| 10 | 50 ms | 3200 ms |
| 11 | 100 ms | 6400 ms |

## $\mathrm{V}_{\text {OUT }}$ Short-Circuit Protection

The FAN5702 has integrated protection circuitry to prevent the device from being short circuited when the output voltage falls below 2 V . If this occurs, FAN5702 turns off the charge pump and the LED driver outputs, but a small bypass switch is left on. The device monitors the output voltage to determine if it is still in short circuit condition and, once it has passed, soft-starts and returns to normal operation.

## $\mathrm{V}_{\text {out }}$ Over-Voltage Protection

If the output voltage goes above 6 V , the FAN5702 shuts down until this condition has passed. The charge pump and LED driver outputs are turned off. Once this condition has passed, the FAN5702 soft-starts into normal operation.

## $1^{2} \mathrm{C}$ Interface

The FAN5702's serial interface is compatible with standard and fast $I^{2} \mathrm{C}$ bus specifications. The FAN5702's SCL line is an input and its SDA line is a bi-directional open-drain output, meaning that it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

## Slave Address

The FAN5702's slave address is 6CH.
Table 3. $I^{2} C$ Slave Address

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | $\mathrm{R} / \overline{\mathrm{W}}$ |

## Register Addressing

The FAN5702 has six user-accessible registers.
Table 4. $I^{2} C$ Register Addresses

|  | Default Value |  |  |  |  |  | Address |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | HEX |
| GENERAL | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 10 |
| CONFIG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 20 |
| CHA | $\mathbf{1}$ | $\mathbf{1}$ | 1 | 1 | 1 | 1 | 1 | 1 | A 0 |
| CH 3 | $\mathbf{1}$ | $\mathbf{1}$ | 1 | 1 | 1 | 1 | 1 | 1 | 30 |
| CH 4 | $\mathbf{1}$ | $\mathbf{1}$ | 1 | 1 | 1 | 1 | 1 | 1 | 40 |
| CH 5 | $\mathbf{1}$ | $\mathbf{1}$ | 1 | 1 | 1 | 1 | 1 | 1 | 50 |
| CH 6 | $\mathbf{1}$ | $\mathbf{1}$ | 1 | 1 | 1 | 1 | 1 | 1 | 60 |

Note:
7. Bold identifies bits that cannot be overwritten.

## Bus Timing

As shown in Figure 19 data is normally transferred when SCL is LOW. Data is clocked in to the FAN5702 on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.


Figure 19. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 20.


Figure 20. Start Bit

A transaction ends with a STOP condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, as shown in Figure 21.


Figure 21. Stop Bit

During a read from the FAN5702 (Figure 24, the master issues a "Repeated Start" after sending the register address and before resending the slave address. The "Repeated Start" is a 1 -to-0 transition on SDA while SCL is HIGH, as shown in Figure 22.


Figure 22. Repeated Start Timing

## Read and Write Transactions

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet, defined as Master Drives Bus and Slave Drives Bus. All addresses and data are MSB first.
Table 5. $\quad I^{2} C$ bit Definitions for Figure 23 and Figure 24.

| Symbol | Definition |
| :---: | :--- |
| S | START. See Figure 20. |
| A | ACK. The slave drives SDA to 0 to acknowledge the preceding packet. |
| $\overline{\mathrm{A}}$ | NACK. The slave sends a 1 to NACK the preceding packet. |
| R | Repeated START. See Figure 22 |
| P | STOP. See Figure 21. |



Figure 23. Write Transaction


Figure 24. Read Transaction

## Register Descriptions

The following tables define the operation of each register bit. Bold values are power-up defaults. These values apply only to $I^{2} \mathrm{C}$ version of the part.


The table below pertains to the Marketing Outline drawing on the following page...
Product-Specific Dimensions

| Product | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: | :---: |
| FAN5702UCxx | 1.610 mm | 1.610 mm | 0.205 mm | 0.205 mm |



| REVISIONS |  |  |  |
| :---: | :--- | :---: | :---: |
| REV | DESCRIPTION | DATE | APP'D/STE |
| 1 | Initial drawing release. | $3-31-08$ | L. England |
| 2 | Changed land pad solder mask to individual pad openings. <br> Other general updates for drawing consistency. | $3-31-08$ | L. England / FSME |



TOP VIEW



## RECOMMENDED LAND PATTERN (NSMD PAD TYPE)



SIDE VIEWS

## NOTES:

A. NO JEDEC REGISTRATION APPLIES.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCE PER ASME Y14.5M, 1994.
D. DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
E. PACKAGE NOMINAL HEIGHT IS 586 MICRONS $\pm 39$ MICRONS (547-625 MICRONS).
命. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
G. DRAWING FILNAME: MKT-UC016AArev2.



#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

