## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

Is Now Part of


## ON Semiconductor ${ }^{\circledR}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

[^0]
## FAN5904

## Multi－Mode Buck Converter for GSM／EDGE，3G／3．5G and 4G PAs

## Features

－ 2.7 V to 5.5 V Input Voltage Range
－Vout Range from 0.40 V to 3.50 V （or $\mathrm{V}_{\text {IN }}$ ）
－Single 470 nH Small Form Factor Inductor
－ $35 \mathrm{~m} \Omega$ Integrated Bypass FET
－100\％Duty Cycle for Low Dropout Operation
－Input Under－Voltage Lockout／Thermal Shutdown
－ $1.71 \mathrm{~mm} \times 1.71 \mathrm{~mm}, 16$－Bump， 0.4 mm Pitch WLCSP
－High Power PWM Mode
－Up to 95\％Efficient Synchronous Operation in High Pout Conditions
－Output current up to 2．3 A
－ $10 \mu \mathrm{~s}$ Output Voltage Step Response for Early GSM Tx Power－Loop Settling
－3MHz PWM Mode
－Low Power Auto Mode
－Up to 95\％Efficient Synchronous Operation at Higher Pout Conditions
－Output Current up to 1．2 A
－ $10 \mu$ s Output Voltage Step Response for Early Tx Power－Loop Settling
－ 6 MHz PWM Operation at High Power and PFM Operation at Low Power
－Bypass Mode
－Up to 3 A Load Current

## Applications

－Dynamic Supply Bias for Polar or Linear GSM／EDGE PAs and 3G／3．5G and 4G PAs
－Dynamic Supply Bias for GSM／EDGE Quad Band Amplifiers for Mobile Handsets and Data Cards

## Description

The FAN5904 is a high－efficiency，low－noise，synchronous， step－down，DC－DC converter optimized for powering Radio Frequency（RF）Power Amplifiers（PAs）in handsets and other mobile applications．In High－Power Mode，GSM Tx power is enabled．In Low－Power Mode，up to 3.0 W is supported，enabling up to 29 dBm output power for 3G／3．5G and 4G platforms．

The output voltage may be dynamically adjusted from 0.40 V to 3.50 V ，proportional to an analog input voltage VCON ranging from 0.16 V to 1.40 V ，optimizing power－ added efficiency．Fast transition times of less than $10 \mu \mathrm{~s}$ are achieved，allowing excellent inter－slot settling．
An integrated bypass FET is automatically enabled when the battery voltage and voltage drop across the DC－DC PMOS device are within a set voltage range of the desired output voltage $\left(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {BAT }}-\mathrm{V}_{\text {PMOS }}-\mathrm{V}_{\mathrm{BP} \text {＿TH }}\right)$ ．This dynamic bypass feature enables the FAN5904 to support heavy load currents under the most stringent VSWR conditions while maintaining high efficiency and superior spectral performance．The bypass FET may also be enabled by providing a VCON voltage nominally greater than or equal to 1.5 V or by driving BPEN high．

The FAN5904 operates in PWM Mode with a 6 MHz switching frequency in Low－Power Mode and at 3 MHz in High－Power Mode，which limits high－frequency spur levels． It uses a single，small form factor inductor of 470 nH ．In addition，PFM operation is allowed in Low－Power Mode to improve efficiency at low load currents．

The FAN5904UC00X option allows PFM Mode only when $V_{\text {Out }}$ is less than 1 V ，while the FAN5904UC01X permits PFM Mode at higher voltages for applications that can tolerate larger output ripple and that demand optimal low－to－ moderate load current efficiency．

## Ordering Information

| Part Number | LPM Mode PFM | Output Voltage | Temperature <br> Range | Package | Packing |
| :--- | :---: | :---: | :---: | :---: | :---: |
| FAN5904UC00X | V Out $<1 \mathrm{~V}$ | 0.4 V to PVIN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $1.71 \mathrm{~mm} \times 1.71 \mathrm{~mm}, 16-\mathrm{Bump}$ <br> 0.4 mm Pitch，Wafer－Level <br> Chip－Scale Package（WLCSP） | Tape and Reel |
| FAN5904UC01X | All Vout |  |  |  |  |

## Block Diagrams



Figure 1. Typical Application


Figure 2. Simplified Block Diagram

## Pin Configuration



Figure 3. Bumps Face Down - Top-Through View


Figure 4. Bumps Face Up

Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| C1 | AGND | Analog ground, reference ground for the IC. Follow PCB routing notes for connecting this pin. |
| A4, B4 | FB | Output voltage sense pin. Connect to Vout to establish feedback path for regulation point. Connect <br> together on PCB. |
| D4 | FB_SNS | Feedback Sense pin. Connect to FB pins on PCB. |
| C2 | EN | Enables switcher when HIGH; Shutdown Mode when LOW. This pin should not be left floating. |
| D2 | VCON | Analog control pin. Shield signal routing against noise. |
| D1 | AVIN | Analog supply voltage input. Connect to PVIN. |
| C3 | BPEN | Force bypass when HIGH; Auto bypass when LOW. This pin should not be left floating. |
| C4 | SYNC | External clock synchronization input. When SYNC is HIGH, the DC-DC does not allow PFM Mode. <br> Tie SYNC to AGND if not used or in Auto-PFM Mode. This pin should not be left floating. |
| D3 | MODE | Low-Power Auto Mode / High-Power PWM Mode select. When MODE $=1$, the DC-DC is <br> configured for 6MHz Low-Power Auto Mode. When MODE $=0$, the DC-DC is configured for 3MHz <br> High-Power PWM Mode. This pin should not be left floating. |
| A3, B3 | PVIN | Supply voltage input to the internal MOSFET switches. Connect to input power source. |
| A2, B2 | SW | Switching node of the internal MOSFET switches. Connect to output inductor. |
| A1, B1 | PGND | Power ground of the internal MOSFET switches. Follow routing notes for connections between <br> PGND and AGND. |

## Absolute Maximum Ratings

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Voltage on AVIN, PVIN |  | -0.3 | 6.0 | V |
|  | Voltage on Any Other Pin |  | -0.3 | $\mathrm{AV}_{\text {IN }}+0.3$ | V |
| TJ | Junction Temperature |  | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| TL | Lead Soldering Temperature (10 Seconds) |  |  | +260 | ${ }^{\circ} \mathrm{C}$ |
| ESD | Electrostatic Discharge Protection Level | Human Body Model, JESD22-A114 | 2.0 |  | kV |
|  |  | Charged Device Model, JESD22-C101 | 1.0 |  | kV |

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Supply Voltage Range | 2.7 |  | 5.5 | V |
| $V_{\text {OUT }}$ | Output Voltage Range | 0.35 |  | $<\mathrm{V}_{\text {IN }}$ | V |
| lout_byp | Output Current (Bypass Mode) |  |  | 3.0 | A |
| lout_LP_MODE | Output Current (Low-Power Mode) |  |  | 1.2 | A |
| lout_hP_MODE | Output Current (High-Power Mode) |  |  | 2.3 | A |
| L | Inductor for Smallest PCB Footprint |  | 470 |  | nH |
|  | Inductor for Optimum Efficiency Performance |  | 1.0 |  | $\mu \mathrm{H}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitor ${ }^{(1)}$ |  | 10 |  | $\mu \mathrm{F}$ |
| Cout | Output Capacitor |  | $2 \times 4.7$ |  | $\mu \mathrm{F}$ |
| $\mathrm{T}_{\text {A }}$ | Operating Ambient Temperature Range | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Operating Junction Temperature Range | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

## Note:

1. A large enough input capacitor value is required for limiting the input voltage drop during GSM bursts, bypass transitions, or during large output voltage transitions.

## Dissipation Ratings

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Junction-to-Ambient Thermal Resistance ${ }^{(2)}$ |  | 80 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Note:

2. Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer $2 s 2 p$ boards in accordance to JESD51- JEDEC standard. Special attention must be paid not to exceed junction temperature $\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}$ at a given ambient temperate $\mathrm{T}_{\mathrm{A}}$.

## Electrical Characteristics, All Power Modes

$\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+0.6 \mathrm{~V}$, I IOUT $=200 \mathrm{~mA}, \mathrm{EN}=\mathrm{V}_{\text {IN }}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supplies |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage range | $\mathrm{l}_{\text {OUT }} \leq 2.3 \mathrm{~A}$ | 3.0 |  | 5.5 | V |
| ISD | Shutdown Supply Current | $\mathrm{EN}=0 \mathrm{~V}$ |  | 1.0 | 3.0 | $\mu \mathrm{A}$ |
| Vuvio | Under Voltage Lockout Threshold | $\mathrm{V}_{\text {IN }}$ Rising | 2.30 | 2.45 | 2.60 | V |
|  |  | Hysteresis |  | 175 |  | mV |
| Logic Control |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic Threshold Voltage EN, BPEN, SYNC, MODE | Input HIGH Threshold | 1.2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ |  | Input LOW Threshold |  |  | 0.4 |  |
| ICTRL | Logic Control Input Bias Current EN, BPEN, SYNC, MODE | $\mathrm{V}_{\text {IN }}$ or GND |  | 0.01 | 1.00 | $\mu \mathrm{A}$ |
| Analog Control |  |  |  |  |  |  |
| VCOn_BP_EN | V con Forced Bypass Enter | $\mathrm{V}_{\text {CoN }}$ Voltage that Forces Bypass; $\mathrm{V}_{\mathrm{IN}}=2.70 \mathrm{~V}-4.75 \mathrm{~V}$ | 1.6 |  |  | V |
| VCOn_BP_EX | V con Forced Bypass Exit | $\mathrm{V}_{\text {CoN }}$ Voltage that Exits Forced; Bypass; $\mathrm{V}_{\mathrm{IN}}=2.70 \mathrm{~V}-4.75 \mathrm{~V}$ |  |  | 1.4 | V |
| Gain | Gain in Control Range: 0.16 V to 1.40 V |  |  | 2.5 |  |  |
| Vout_acc | Vout Accuracy | Ideal $=2.5 \times \mathrm{V}_{\text {con }}$ | -50 |  | +50 | mV |
| Bypass |  |  |  |  |  |  |
| $\mathrm{R}_{\text {FET }}$ | Bypass FET Resistance ${ }^{(3)}$ |  |  | 35 |  | $\mathrm{m} \Omega$ |
| $\Delta \mathrm{V}_{\text {OUT_BP }}$ | Bypass Mode Output Voltage Drop | $\mathrm{l}_{\text {OUt }}=2 \mathrm{~A}$ |  | 70 |  | mV |
| Over Temperature Protection |  |  |  |  |  |  |
| TotP | Over-Temperature Protection | Rising Temperature |  | +150 |  | ${ }^{\circ} \mathrm{C}$ |
|  |  | Hysteresis |  | +20 |  | ${ }^{\circ} \mathrm{C}$ |

## Note:

3. Bypass FET resistance does not include PFET R ${ }_{\text {dson }}$ and inductor DCR in parallel with the bypass FET in Bypass Mode.

## Electrical Characteristics, Low-Power Auto Mode (MODE = 1)

$\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+0.6 \mathrm{~V}$, I IOUT $=200 \mathrm{~mA}, \mathrm{EN}=\mathrm{V}_{\text {IN }}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator / Synchronization |  |  |  |  |  |  |
| $\mathrm{f}_{\text {Sw }}$ | Average Oscillator Frequency |  | 5.4 | 6.0 | 6.6 | MHz |
| $\mathrm{f}_{\text {SYNC }}$ | Synchronization Frequency Range ${ }^{(4)}$ |  | 4.8 | 6.0 | 7.2 | MHz |
| DC-DC |  |  |  |  |  |  |
| R ${ }_{\text {dson }}$ | PMOS On Resistance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=3.7 \mathrm{~V}$ |  | 210 |  | $\mathrm{m} \Omega$ |
|  | NMOS On Resistance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=3.7 \mathrm{~V}$ |  | 125 |  | $\mathrm{m} \Omega$ |
| ILIMp | P-Channel Current Limit |  | 1.35 | 1.65 | 1.95 | A |
| ILIMn | N-Channel Current Limit |  | 1.00 | 1.30 | 1.70 | A |
| Vout_min | Minimum Output Voltage | $\mathrm{V}_{\text {CON }}=0.16 \mathrm{~V}$ | 0.35 | 0.40 | 0.45 | V |
| Vout_max | Maximum Output Voltage | $\mathrm{V}_{\text {Con }}=1.40 \mathrm{~V}$ | 3.45 | 3.50 | 3.55 | V |
| DC-DC Efficiency |  |  |  |  |  |  |
| $\eta_{\text {Power }}$ | Power Efficiency, <br> Low-Power Auto Mode, $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=3.1 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=250 \mathrm{~mA}$ |  | 95 |  | \% |
|  |  | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=250 \mathrm{~mA}$ |  | 90 |  |  |
|  |  | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ |  | 65 |  |  |
| Output Regulation |  |  |  |  |  |  |
| Vout_RLine | Vout Line Regulation | $3.1 \leq \mathrm{V}_{\text {IN }} \leq 3.7$ |  | +5 |  | mV |
| Vout_RLoad | Vout Load Regulation | $20 \mathrm{~mA} \leq$ lout $\leq 800 \mathrm{~mA}$ |  | +25 |  | mV |
| $\mathrm{V}_{\text {BYPSLEW }}$ | Vout Slew Rate | During Bypass Enabling |  | 0.25 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{V}_{\text {BP_ThH }}$ | Voltage Threshold to Enter Bypass | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {PMOS }}-\mathrm{V}_{\text {OUT }}$ | 140 | 190 | 240 | mV |
| $\mathrm{V}_{\text {BP_ThL }}$ | Voltage Threshold to Exit Bypass | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ | 340 | 400 | 440 | mV |
| Vout_Ripple | Vout Ripple ${ }^{(4)}$ | PFM Mode, $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}$, lout < 100 mA |  | 11 |  | mV |
|  |  | PWM Mode, $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}$ |  | 4 |  |  |
| Timing |  |  |  |  |  |  |
| $t_{s s}$ | Startup Time | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.7 \mathrm{~V}, \mathrm{~V}_{\text {Out }} \text { from } 0 \mathrm{~V} \text { to } \\ & 3.1 \mathrm{~V}, \mathrm{C}_{\text {Out }}=2 \times 4.7 \mu \mathrm{~F}, 10 \mathrm{~V}, \\ & \mathrm{X} 5 \mathrm{R} \end{aligned}$ |  | 50 | 60 | $\mu \mathrm{s}$ |
| toc-dC_TR | Vout Step Response Rise Time ${ }^{(5)}$ | $\mathrm{V}_{\text {Out }}$ from $5 \%$ to $95 \%, \Delta \mathrm{~V}_{\text {OUT }}<$ $2 \mathrm{~V}(1.4 \mathrm{~V}-3.4 \mathrm{~V}), \mathrm{R}_{\text {LOAD }} \leq 7 \Omega$ |  |  | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DC-DC_T }}$ |  | $\mathrm{V}_{\text {OUT }}$ from $95 \%$ to $5 \%, \Delta \mathrm{~V}_{\text {OUT }}<$ $2 \mathrm{~V}(3.4 \mathrm{~V}-1.4 \mathrm{~V}), \mathrm{R}_{\text {LOAD }} \leq 7 \Omega$ |  |  | 10 | $\mu \mathrm{s}$ |
| toc-DC_CL | Maximum Allowed Time for Consecutive Current Limit ${ }^{(6)}$ |  |  | 40 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DCDC_CLR }}$ | Consecutive Current Limit Recovery Time ${ }^{(4)}$ |  |  | 180 |  | $\mu \mathrm{s}$ |

## Notes:

4. Guaranteed by design; not tested in production.
5. Guaranteed by design; not tested in production. Voltage transient only. Maximum specified $\mathrm{V}_{\text {out }}$ transition step is 3.1 V . Assumes Cout $=2 \times 4.7 \mu \mathrm{~F}$.
6. Protects part under short-circuit conditions. After $40 \mu \mathrm{~s}$ nominally, operation halts and restarts after $180 \mu \mathrm{~s}$ nominally. Under heavy capacitive loads, $\mathrm{V}_{\text {con }}$ slew rate should be reduced to avoid consecutive current limits. Under typical conditions for a 3 V change at the output, a capacitive only load of up to $40 \mu \mathrm{~F}$ is supported (assuming a step at the $\mathrm{V}_{\text {con }}$ input).

## Electrical Characteristics, High-Power PWM Mode (MODE = 0)

$\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUt }}+0.6 \mathrm{~V}$, I Iout $=200 \mathrm{~mA}, \mathrm{EN}=\mathrm{V}_{\text {IN }}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator / Synchronization |  |  |  |  |  |  |
| $\mathrm{f}_{\text {Sw }}$ | Average Oscillator Frequency |  | 2.7 | 3.0 | 3.3 | MHz |
| $\mathrm{fsync}^{\text {c }}$ | Synchronization Frequency Range ${ }^{(7)}$ |  | 2.4 | 3.0 | 3.6 | MHz |
| DC-DC |  |  |  |  |  |  |
| R DSon | PMOS On Resistance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=3.7 \mathrm{~V}$ |  | 105 |  | $\mathrm{m} \Omega$ |
|  | NMOS On Resistance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=3.7 \mathrm{~V}$ |  | 60 |  | $\mathrm{m} \Omega$ |
| lıimp | P-Channel Current Limit |  | 2.7 | 3.3 | 3.9 | A |
| ILIMn | N-Channel Current Limit |  | 1.0 | 1.3 | 1.7 | A |
| Vout_min | Minimum Output Voltage | $\mathrm{V}_{\text {CON }}=0.16 \mathrm{~V}$ | 0.35 | 0.40 | 0.45 | V |
| Vout_max | Maximum Output Voltage | $\mathrm{V}_{\text {Con }}=1.40 \mathrm{~V}$ | 3.45 | 3.50 | 3.55 | V |
| DC-DC Efficiency |  |  |  |  |  |  |
| $\eta_{\text {Power }}$ | Power Efficiency, <br> High-Power Auto Mode, $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1.6 \mathrm{~A}$ |  | 92 |  | \% |
|  |  | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=0.2 \mathrm{~A}$ |  | 88 |  |  |
| Output Regulation |  |  |  |  |  |  |
| Vout_RLine | $V_{\text {Out }}$ Line Regulation | $3.1 \leq \mathrm{V}_{\text {IN }} \leq 3.7$ |  | +5 |  | mV |
| Vout_RLoad | Vout Load Regulation | $20 \mathrm{~mA} \leq$ l $_{\text {OUT }} \leq 2000 \mathrm{~mA}$ |  | +25 |  | mV |
| $V_{\text {BYpslew }}$ | Vout Slew Rate | During Bypass Enabling |  | 0.25 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{V}_{\text {BP_ThH }}$ | Voltage Threshold to Enter Bypass | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {PMOS }}-\mathrm{V}_{\text {OUT }}$ | 295 | 340 | 385 | mV |
| $V_{\text {BP_ThL }}$ | Voltage Threshold to Exit Bypass | $\mathrm{V}_{\text {IN }}$ - V Vout | 550 | 650 | 750 | mV |
| Vout_Ripple | Vout Ripple ${ }^{(7)}$ | PWM Mode, $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}$ |  | 4 |  | mV |
| Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ss }}$ | Startup Time | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.7 \mathrm{~V}, \mathrm{~V}_{\text {OUt }} \text { from } 0 \mathrm{~V} \text { to } \\ & 3.1 \mathrm{~V}, \mathrm{C}_{\text {OUT }}=2 \times 4.7 \mu \mathrm{~F}, 10 \mathrm{~V}, \\ & \mathrm{X} 5 \mathrm{R} \end{aligned}$ |  | 50 | 60 | $\mu \mathrm{s}$ |
| $t_{\text {DC-DC_TR }}$ | Vout Step Response Rise Time ${ }^{(8)}$ | Vout from $5 \%$ to $95 \%, \Delta \mathrm{~V}_{\text {OUT }}<$ $1.5 \mathrm{~V}(0.5 \mathrm{~V}-2.0 \mathrm{~V}), \mathrm{R}_{\text {LOAD }} \leq 7 \Omega$ |  |  | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DC-DC_T }}$ | Vout Step Response Fall Time ${ }^{(8)}$ | $\mathrm{V}_{\text {OUT }}$ from $95 \%$ to $5 \%, \Delta \mathrm{~V}_{\text {OUT }}<$ $1.5 \mathrm{~V}(2.0 \mathrm{~V}-0.5 \mathrm{~V}), \mathrm{R}_{\text {LOAD }} \leq 7 \Omega$ |  |  | 10 | $\mu \mathrm{s}$ |
| $t_{\text {DC-DC_TR }}$ | Vout Step Response Rise Time ${ }^{(8)}$ | $\mathrm{V}_{\text {OUt }}$ from $5 \%$ to $95 \%, \Delta \mathrm{~V}_{\text {OUT }}<$ 3.0 V ( $0.4 \mathrm{~V}-3.4 \mathrm{~V}$ ), $\mathrm{R}_{\text {LOAD }} \leq 7 \Omega$ |  |  | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DC-DC_T }}$ | $V_{\text {оut }}$ Step Response Fall Time ${ }^{(8)}$ | $\mathrm{V}_{\text {OUT }}$ from $95 \%$ to $5 \%, \Delta \mathrm{~V}_{\text {OUT }}<$ $3.0 \mathrm{~V}(3.4 \mathrm{~V}-0.4 \mathrm{~V}), \mathrm{R}_{\text {LOAD }} \leq 7 \Omega$ |  |  | 12 | $\mu \mathrm{s}$ |
| toc-dc_CL | Maximum Allowed Time for Consecutive Current Limits ${ }^{(9)}$ |  |  | 40 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DCDC_CLR }}$ | Consecutive Current Limit Recovery Time ${ }^{(4)}$ |  |  | 180 |  | $\mu \mathrm{s}$ |

## Notes:

7. Guaranteed by design; not tested in production.
8. Guaranteed by design; not tested in production. Voltage transient only. Maximum specified Vout transition step is 3.1 V . Assumes Cout $_{\text {out }}=2 \times 4.7 \mu \mathrm{~F}$.
9. Protects part under short-circuit conditions. Under heavy capacitive loads, $\mathrm{V}_{\text {con }}$ slew rate may be adjusted to avoid consecutive current limits. Under typical conditions for a 3 V change at the output, a capacitive only load of up to $40 \mu \mathrm{~F}$ is supported (assuming a step at the $\mathrm{V}_{\text {CoN }}$ input).

## Typical Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{EN}=3.7 \mathrm{~V}, \mathrm{~L}=1.0 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=2 \times 4.7 \mu \mathrm{~F}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


Figure 5. High-Power PWM Mode Efficiency vs. Output Current vs. Input Voltage, $\mathrm{f}_{\mathrm{Sw}}=3 \mathrm{MHz}, \mathrm{R}_{\mathrm{PA}}=1.5 \Omega$


Figure 7. High-Power PWM Mode Efficiency vs. Output Current vs. Input Voltage, $\mathrm{f}_{\mathrm{Sw}}=3 \mathrm{MHz}, \mathrm{R}_{\mathrm{PA}}=3.0 \Omega$


Figure 9. High-Power PWM Mode Efficiency vs. Output Current vs. Input Voltage, $\mathrm{f}_{\mathrm{Sw}}=3 \mathrm{MHz}, \mathrm{R}_{\mathrm{PA}}=5.0 \Omega$


Figure 6. High-Power PWM Mode Efficiency vs. Output Voltage vs. Input Voltage, $\mathrm{f}_{\mathrm{sw}}=3 \mathrm{MHz}, \mathrm{R}_{\mathrm{PA}}=1.5 \Omega$


Figure 8. High-Power PWM Mode Efficiency vs. Output Voltage vs. Input Voltage, $\mathrm{f}_{\mathrm{sw}}=3 \mathrm{MHz}, \mathrm{R}_{\mathrm{PA}}=3.0 \Omega$


Figure 10. High-Power PWM Mode Efficiency vs. Output Voltage vs. Input Voltage, $\mathrm{f}_{\mathrm{Sw}}=3 \mathrm{MHz}, \mathrm{R}_{\mathrm{PA}}=5.0 \Omega$

## Typical Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{EN}=3.7 \mathrm{~V}, \mathrm{~L}=1.0 \mu \mathrm{H}$, Cout $=2 \times 4.7 \mu \mathrm{~F}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


Figure 11. Low-Power Auto Mode Efficiency vs. Output Current vs. Input Voltage, $\mathrm{f}_{\mathrm{Sw}}=6 \mathrm{MHz}, \mathrm{R}_{\mathrm{PA}}=7.0 \Omega$


Figure 13. Low-Power Auto Mode Efficiency vs. Output Current vs. Input Voltage, $\mathrm{f}_{\mathrm{Sw}}=\mathbf{6} \mathrm{MHz}, \mathrm{R}_{\mathrm{PA}}=10.0 \Omega$


Figure 15. Shutdown Current vs. Input Voltage
vs. Temperature


Figure 12. Low-Power Auto Mode Efficiency vs. Output Voltage vs. Input Voltage, $\mathrm{f}_{\mathrm{sw}}=\mathbf{6 M H z}, \mathrm{R}_{\mathrm{PA}}=7.0 \Omega$


Figure 14. Low-Power Auto Mode Efficiency vs. Output Voltage vs. Input Voltage, $\mathrm{f}_{\mathrm{Sw}}=\mathbf{6} \mathrm{MHz}, \mathrm{R}_{\mathrm{PA}}=10.0 \Omega$

## Typical Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{EN}=3.7 \mathrm{~V}, \mathrm{~L}=1.0 \mu \mathrm{H}$, Cout $=2 \times 4.7 \mu \mathrm{~F}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


Figure 16. Rise Times for $300 \mathrm{mV}, 500 \mathrm{mV}$, and $2 \mathrm{~V} \Delta \mathrm{~V}_{\text {out }}$ ( $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$ )



Figure 17. Rise Times for $300 \mathrm{mV}, 500 \mathrm{mV}$, and $2 \mathrm{~V} \Delta \mathrm{~V}_{\text {out }}$ $\left(\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}\right)$


Figure 18. Line Transient $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$ to 4.2 V, $\mathrm{V}_{\text {OUt }}=1.0 \mathrm{~V}$, Figure 19. Line Transient $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$ to $4.2 \mathrm{~V}, \mathrm{~V}_{\text {out }}=2.5 \mathrm{~V}$, $10 \Omega$ Load, $50 \mu \mathrm{~s} / \mathrm{div}$.
$10 \Omega$ Load, $50 \mu \mathrm{~s} / \mathrm{div}$.


Figure 20. Line Transient $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$ to 4.2 V, $\mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}$, Figure 21. Line Transient $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$ to $4.2 \mathrm{~V}, \mathrm{~V}_{\text {out }}=2.5 \mathrm{~V}$, $5 \Omega$ Load, $50 \mu \mathrm{~s} / \mathrm{div}$.
$5 \Omega$ Load, $50 \mu \mathrm{~s} / \mathrm{div}$.

## Typical Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{EN}=3.7 \mathrm{~V}, \mathrm{~L}=1.0 \mu \mathrm{H}$, Cout $=2 \times 4.7 \mu \mathrm{~F}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


Figure 22. Load Transient, 0 mA to $400 \mathrm{~mA}, \mathrm{~V}_{\text {OUt }}=1.0 \mathrm{~V}$ in High-Power Mode


Figure 24. Load Transient, 0 mA to $400 \mathrm{~mA}, \mathrm{~V}_{\text {out }}=2.5 \mathrm{~V}$ in High-Power Mode



Figure 23. Load Transient, 0 mA to $400 \mathrm{~mA}, \mathrm{~V}_{\text {out }}=1.0 \mathrm{~V}$ in Low-Power Mode


Figure 25. Load Transient, 0 mA to $400 \mathrm{~mA}, \mathrm{~V}_{\text {out }}=2.5 \mathrm{~V}$ in Low-Power Mode


Figure 26. Load Transient, 200 mA to $800 \mathrm{~mA}, \mathrm{~V}_{\text {out }}=1.0 \mathrm{~V}$ Figure 27. Load Transient, 200 mA to $800 \mathrm{~mA}, \mathrm{~V}_{\text {out }}=1.0 \mathrm{~V}$ in High-Power Mode in Low-Power Mode

## Typical Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{EN}=3.7 \mathrm{~V}, \mathrm{~L}=1.0 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=2 \times 4.7 \mu \mathrm{~F}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


Figure 28. Load Transient, 200 mA to $800 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}$ in High-Power Mode



Figure 29. Load Transient, 200 mA to $800 \mathrm{~mA}, \mathrm{~V}_{\text {OUt }}=2.5 \mathrm{~V}$ in Low-Power Mode


Figure 30. Load Transient, 400 mA to $2000 \mathrm{~mA}, \mathrm{~V}_{\text {out }}=1.0 \mathrm{VFigure} 31$. Load Transient, 400 mA to $2000 \mathrm{~mA}, \mathrm{~V}_{\text {out }}=2.5 \mathrm{~V}$ in High-Power Mode in High-Power Mode


Figure 33. Switching Waveforms, PWM Mode, $\mathrm{f}_{\mathrm{Sw}}=\mathbf{6 M H z}$,
$I_{\text {LOAD }}=300 \mathrm{~mA}$ in Low-Power Mode

Figure 32. Switching Waveforms, PFM Mode, $\mathrm{I}_{\text {Load }}=\mathbf{1 0} \mathbf{~ m A}$ in Low-Power Mode


## Typical Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{EN}=3.7 \mathrm{~V}, \mathrm{~L}=1.0 \mu \mathrm{H}$, Cout $=2 \times 4.7 \mu \mathrm{~F}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


Figure 34. Switching Waveforms, PWM Mode, $\mathrm{f}_{\mathrm{SW}}=3 \mathrm{MHz}$, Figure 35. Switching Waveforms, PWM Mode, $\mathrm{f}_{\mathrm{Sw}}=3 \mathrm{MHz}$, $I_{\text {LOAD }}=800 \mathrm{~mA}$ in High-Power Mode I LOAD $=\mathbf{2 0 0 0} \mathbf{~ m A ~ i n ~ H i g h - P o w e r ~ M o d e ~}$


Figure 36. Vout Rising Transition 0.5 V to 2.5 V , $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$ in Low-Power Mode



Figure 37. V out Falling Transition 2.5 V to 0.5 V , $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$ in Low-Power Mode


Figure 38. $\mathrm{V}_{\text {out }}$ Rising Transition 0.5 V to $3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=3.7 \mathrm{~V}$ Figure 39 . $\mathrm{V}_{\mathrm{out}}$ Falling Transition 3.0 V to $0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=3.7 \mathrm{~V}$ in High-Power Mode in High-Power Mode

## Typical Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{EN}=3.7 \mathrm{~V}, \mathrm{~L}=1.0 \mu \mathrm{H}$, Cout $=2 \times 4.7 \mu \mathrm{~F}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


Figure 40. $\mathrm{V}_{\text {out }}$ Transient Response $\Delta \mathrm{V}_{\text {оut }}=3 \mathrm{~V}$ in High-Power Mode


Figure 42. Vout Transient and Bypass Response $\Delta \mathrm{V}_{\text {out }}>3 \mathrm{~V}, \mathrm{~V}_{\text {con }}$ Stepped Above 1.5 V


Figure 44. Soft-Start Transient Response from 0 mA to 100 mA in High-Power Mode


Figure 41. $\mathbf{V}_{\text {out }}$ Transient Response $\Delta \mathbf{V}_{\text {out }}=3 \mathbf{V}$ in Low-Power Mode


Figure 43. Vout Transient and Bypass Response $\Delta \mathrm{V}_{\text {out }}>3 \mathrm{~V}, \mathrm{~V}_{\text {con }}$ Stepped Above 1.5 V


Figure 45. Soft-Start Transient Response from 0 mA to 100 mA in Low-Power Mode

## Typical Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{EN}=3.7 \mathrm{~V}, \mathrm{~L}=1.0 \mu \mathrm{H}$, Cout $=2 \times 4.7 \mu \mathrm{~F}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


Figure 46. Soft-Start Transient Response from 0 mA to $\mathbf{8 0 0} \mathrm{mA}$ in High-Power Mode


Figure 48. Soft-Start Transient Response from 0 mA to 2000 mA in High-Power Mode


Figure 50. Cold-Start Transient Response from 0 mA to 100 mA in High-Power Mode


Figure 47. Soft-Start Transient Response from 0 mA to 800 mA in Low-Power Mode


Figure 49. Shutdown Transient Response, No Load


Figure 51. Cold-Start Transient Response from 0 mA to 100 mA in Low-Power Mode

## Typical Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{EN}=3.7 \mathrm{~V}, \mathrm{~L}=1.0 \mu \mathrm{H}$, Cout $=2 \times 4.7 \mu \mathrm{~F}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


Figure 52. Cold-Start Transient Response from 0 mA to 500 mA in High-Power Mode


Figure 53. Cold-Start Transient Response from 0 mA to 500 mA in Low-Power Mode

## Operating Description

The FAN5904 is a high-efficiency, synchronous, stepdown converter operating with current-mode control. A wide range of load currents is supported. High-current applications, up to a DC output of 2.3 A demanded by GSM/EDGE applications, are allowed. Performance degradation due to spurs is mitigated by selection of a 3 MHz or 6 MHz switching rate. Moreover, the FAN5904 offers Bypass Mode, where the output is shorted to the battery input via a low on-state resistance bypass FET.

The output voltage $V_{\text {out }}$ is regulated to 2.5 times the input control voltage, $\mathrm{V}_{\text {con }}$, set by an external DAC. The FAN5904 operates in either PWM or PFM Mode, depending on the output voltage and load current.
In Pulse Width Modulation (PWM) Mode, regulation begins with an on-state where a P-channel transistor is turned on and the inductor current is ramped up until the off-state begins. In off-state, the P-channel is switched off and an N -channel transistor is turned on. The inductor current decreases to maintain an average value equal to the DC load current. The inductor current is continuously monitored. A current sense detects when the P-channel transistor current exceeds the current limit and the switcher is turned back to off-state to decrease the inductor current and prevent magnetic saturation. Similarly, the current sense detects when the N-channel transistor current exceeds the current limit and redirects discharging current through the inductor back to the battery.

In Pulse Frequency Modulation (PFM) Mode, at low load currents, the FAN5904 operates in a constant on-time mode. During the on-state, the P-channel is turned on for a specified on-time before switching to off-state, during which the N -channel switch is enabled until the inductor
current decreases to 0 A . The switcher output is then put in high-impedance state until a new regulation cycle starts.
PFM operation is allowed only in Low-Power Mode. At low load currents, PFM achieves higher efficiencies than PWM. To allow optimization of system performance, two versions of the FAN5904 are available. The FAN5904UC00X enables PFM only when $V_{\text {out }}$ is less than approximately 1 V . The FAN5904UC01X allows PFM to be entered at higher output voltages.

PFM Mode is only enabled for output load currents nominally less than 100 mA . This realizes high efficiency down to 10 mA load current. This is not supported in HighPower Mode (MODE $=0$ ) and may be disabled in LowPower Mode by tying the SYNC input HIGH.

## Low-Power Auto Mode (MODE = 1)

Low-Power Auto Mode is ideal for 3G/3.5G and 4G applications. Current sense limits are nominally 1.65 Apk and power levels up to 29 dBm are supported.

## High-Power PWM Mode (MODE = 0)

Due to the large current requirements in GSM/EDGE applications, only PWM Mode is supported when the FAN5904 is configured for High-Power Mode. Currentsense limits are increased to allow for large load currents up to a maximum of approximately 3.3 A .

## Bypass Mode

In Bypass Mode, the DC-DC turns into 100\% duty cycle and the bypass FET is turned on, which allows a very low voltage dropout and up to 3.0 A load current.

Table 1. Mode Definitions

| Mode |  | Mode Description |  | Conditions |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MODE | SYNC | BPEN |  |
| EN |  |  |  |  |  |  |
| 1 | Standby Mode | Whole IC disabled | $X$ | $X$ | $X$ |  |
| 2 | Auto Mode Low Power | DC-DC in Auto Mode ${ }^{(10)}$ | 1 | 0 | 0 |  |
| 3 | Forced PWM Mode Low Power | DC-DC in PWM Mode only | 1 | 1 | 0 |  |
| 4 | PWM Mode High Power | DC-DC in PWM High-Power Mode | 0 | 0 | 0 |  |
| 5 | Bypass Mode | Bypass FET and PFET forced to 100\% duty-cycle | $X$ | $X$ | 1 |  |

## Note:

10. When Vout exceeds the bypass threshold, the bypass FET is enabled and the DC-DC goes to $100 \%$ duty cycle. When Vout is less than the exit threshold, the bypass FET is disabled and the DC-DC re-enters Auto Mode.

## DC Output Voltage

The output voltage of the FAN5904 is determined by $\mathrm{V}_{\text {CON }}$ provided by an external DAC or voltage reference:

$$
\begin{equation*}
V_{\text {OUT }}=2.5 \times V_{\text {CON }} \tag{1}
\end{equation*}
$$



Figure 54. Output Voltage vs. Control Voltage
The FAN5904 is able to provide a regulated $V_{\text {out only }}$ if $\mathrm{V}_{\text {Con }}$ falls within the typical range from 0.16 V to 1.40 V . This allows $\mathrm{V}_{\text {out }}$ to be adjusted between 0.4 V and 3.5 V . If $\mathrm{V}_{\text {con }}$ is less than 0.16 V , $\mathrm{V}_{\text {out }}$ is clamped to 0.40 V . The part enters Bypass Mode for $\mathrm{V}_{\text {CoN }}>1.50 \mathrm{~V}$. In Low-Power Mode (MODE = 1), the FAN5904 automatically switches between PFM, PWM, and Bypass Modes. In High-Power Mode (MODE = 0), the FAN5904 automatically switches between PWM and Bypass Modes and PFM operation is not available.

When Vout approaches the battery voltage, the DC-DC operates in a constant off-time mode and the frequency is adjusted to achieve high duty cycle. The system operates in this regulated mode until the bypass condition is satisfied.

## Bypass Mode

As $V_{\text {Out }}$ and the battery voltage converge, the DC-DC begins to operate in constant off-time mode until eventually the DC-DC transitions to $100 \%$ duty cycle and the low RDson bypass FET is turned on. The battery voltage that results in $100 \%$ duty cycle operation depends on the output voltage, the voltage drop across the DC-DC converter, and the DC voltage drop across the inductor. In other words, the duty cycle is set by the ratio of the voltages across the inductor.
In many RF applications, it is undesirable for the DC-DC to reach $100 \%$ duty cycle since this would result in excessive output ripple. To minimize ripple, the FAN5904 implements a dynamic bypass threshold based on the voltage difference between the battery voltage (sensed through the AVIN pin), the voltage drop across the DC-DC PMOS device, and the internally generated reference voltage $\mathrm{V}_{\text {REF }}$, as described in Figure 55. The Bypass Mode enter and exit thresholds are higher in High-Power Mode due to the higher load current capability. Bypass Mode is also entered when $\mathrm{V}_{\text {con }}$ exceeds 1.5 V and exited when $\mathrm{V}_{\text {con }}$ is less than 1.4 V .


Figure 55. Enabling Bypass Transistor Circuit
The bypass FET is turned on progressively using a slew rate controller to limit the inrush current since Bypass Mode effectively shorts the input supply bus to a capacitive load.

The resulting inrush current is expressed as a function of the specified slew rate as follows:

$$
\begin{equation*}
I_{I N R U S H} \approx C_{O U T} \frac{\Delta V_{O U T}}{\Delta t}=C_{O U T} \cdot V_{B P_{-} S L E W} \tag{2}
\end{equation*}
$$

## PFM Lockout Mode and Synchronization

It may be desirable to prevent the DC-DC converter from operating in PFM Mode. For example, the low PFM switching frequency may interfere with audio circuitry and using PWM may eliminate the interference. When configured for Low-Power Mode (MODE =1) a logic 1 on the SYNC pin forces the IC to avoid PFM Mode. Logic 0 allows the IC to automatically switch to PFM Mode during light loads.
In Low-Power or High-Power Modes, toggling the SYNC pin forces the converter to synchronize its switching frequency to the frequency on the SYNC pin (fsync). The signal must be within the oscillator synchronization frequency range and meet the threshold voltage requirements.

## Dynamic Output Voltage Transitions

FAN5904 has a complex voltage transition controller that realizes $10 \mu$ s transition times with a large output capacitor and output voltage ranges.

The transition controller manages five transitions:

- $\Delta \mathrm{V}_{\text {out }}$ positive step
- $\Delta \mathrm{V}_{\text {Out }}$ negative step
- $\Delta \mathrm{V}_{\text {out }}$ transition from or to Bypass Mode
- $\Delta \mathrm{V}_{\text {out }}$ transition at startup
- $\Delta \mathrm{V}_{\text {OUT }}$ transition after BPEN

In all cases, it is recommended that sharp $\mathrm{V}_{\mathrm{con}}$ transitions be applied, letting the transition controller optimize the output voltage slew rate.

## $\Delta \mathbf{V}_{\text {out }}$ Positive Step

After a $\mathrm{V}_{\text {con }}$ positive step, the FAN5904 goes into a current limit mode, where $V_{\text {OUt }}$ ramps with a constant slew rate dictated by the output capacitor and the current limit llimp

## $\Delta V_{\text {out }}$ Negative Step

After a $\mathrm{V}_{\text {con }}$ negative step, the FAN5904 enters a current limit mode where $\mathrm{V}_{\text {out }}$ is reduced with a constant slew rate dictated by the output capacitor and the current limit lıIMn.

## Vout Transition to or from Bypass Mode

The transition to or from Bypass Mode requires that the bypass conditions be met. The FAN5904 performs detection of the bypass conditions $2 \mu \mathrm{~s}$ after $\mathrm{V}_{\text {con }}$ transition and enables the required charging / discharging circuit to realize a transition time of $20 \mu \mathrm{~s}$.

At startup, after EN rising edge is detected, the system requires $25 \mu$ s to allow all internal voltage references and amplifiers to start before enabling the DC-DC function.

## $\mathrm{V}_{\text {out }}$ Transition after BPEN

When BPEN goes HIGH, the controller dismisses the internal bypass flags and sensors and enables Bypass Mode. However, the transition is managed with the same current limits and slew rate used during regular transitions.

## Thermal Protection

When the junction temperature exceeds the maximum specified junction temperature, the FAN5904 enters PowerDown Mode (except the thermal detection circuit).

## Vout Transition at Startup

## Application Information

Figure 56 illustrates an application of the FAN5904 in a GSM/EDGE/WCDMA transmitter configuration. The FAN5904 is ideal for driving multiple GSM/EDGE and 3G/3.5G and 4G PAs. Figure 57 presents a timing diagram designed to meet GSM specifications. The FAN5904 is
designed to support voltage transients of $10 \mu \mathrm{~s}$ when configured for GSM/EDGE applications (MODE = 0) and driving a load capacitance of approximately $10 \mu \mathrm{~F}$. Figure 58 shows a timing diagram for WCDMA applications.


Figure 56. Typical Application Diagram with GSM/EDGE/WCDMA Transmitters


Figure 57. Timing Diagram for GSM/EDGE Transmitters


Figure 58. Timing Diagram for WCDMA Transmitters

## Application Information

## Inductor Selection

The FAN5904 operates at 6 MHz switching frequency in Low-Power Mode and 3 MHz in High-Power Mode and, as such, 470 nH or $1.0 \mu \mathrm{H}$ inductors can be used, respectively. For applications requiring the smallest possible PCB area, use a 470 nH 2016 inductor; or a $1.0 \mu \mathrm{H} 3030$ inductor for optimum efficiency performance.
Table 2. Recommended Inductors

| Inductor | Description |
| :--- | :--- |
| L$470 \mathrm{nH}, \pm 30 \%, 2.3 \mathrm{~A}, 2016$ (metric) <br> TDK: VLS201610MT-R47N |  |
|  | $470 \mathrm{nH}, \pm 30 \%, 2.8 \mathrm{~A}, 2520$ (metric) <br> TDK: VLS252010T-R47N |
|  | $470 \mathrm{nH}, \pm 20 \%, 2.3 \mathrm{~A}, 2520$ (metric) <br> Samsung: CIG22HR47MNE |
|  | $470 \mathrm{nH}, \pm 20 \%, 1.8 \mathrm{~A}, 2520$ (metric) <br> Taiyo-Yuden: CKP2520R47M |
|  | $1.0 \mu \mathrm{H}, \pm 20 \%, 2.4 \mathrm{~A}, 3030$ (metric) <br> Coilcraft: XFL3010-102ME |

## Capacitor Selection

The minimum required output capacitor $\mathrm{C}_{\text {out }}$ should be two (2) $4.7 \mu \mathrm{~F}, 10 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}$ with an ESR of $10 \mathrm{~m} \Omega$ or lower, and an ESL of 0.3 nH or lower placed in parallel after inductor L1. Larger case sizes result in increased loop parasitic inductance and higher noise. One of the $4.7 \mu \mathrm{~F}$ capacitors should be used as a decoupling capacitor at the GSM/EDGE PA $V_{c c}$ pin.

A $0.1 \mu \mathrm{~F}$ capacitor may be added in parallel with Cout to reduce the capacitor's parasitic inductance.

Table 3. Recommended Capacitor Values

| Capacitor | Description |
| :---: | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | $10 \mu \mathrm{~F}, \pm 20 \%, \mathrm{X} 5 \mathrm{R}, 10 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUt }}$ | $(2) 4.7 \mu \mathrm{~F}, \pm 20 \%, \mathrm{X} 5 \mathrm{R}, 6.3 \mathrm{~V}$ |
| C for $\mathrm{V}_{\mathrm{CON}}$ | $470 \mathrm{pF}, \pm 20 \%, \mathrm{X} 5 \mathrm{R}, 25 \mathrm{~V}$ |

## Filter VCON

VCON is the analog control pin of the DC-DC and should be connected to an external Digital-to-Analog Converter (DAC). It is recommended to add up to 470 pF decoupling capacitance between VCON and AGND to filter DAC noise. This capacitor also helps protect the DAC from the DC-DC high-frequency switching noise inherently coupled through the VCON pin. The value of the capacitor must be selected according to the DAC performance since it could limit the DAC output voltage slew rate. 470 pF is typically used.
Any noise on the $\mathrm{V}_{\text {CON }}$ input is transferred to $\mathrm{V}_{\text {OUt }}$ with a gain of two and a half (2.5). If the DAC output is noisy, a series resistor may be inserted between the DAC output and the capacitor to form an RC filter.
Follow these guidelines:

- Use a low noise source or a driver with good PSRR to generate $\mathrm{V}_{\text {con }}$.
- The $\mathrm{V}_{\text {con }}$ driver must be referenced to AGND.
- $\quad \mathrm{V}_{\text {con }}$ routing must be protected against PVIN, SW, and PGND signals, as well as other noisy signals. Use AGND shielding for better isolation.
- Be sure the DAC output can drive the capacitor on VCON. It may be necessary to insert a low-value resistor to ensure DAC stability while not slowing $V_{\text {CON }}$ fast transition times.


## No Floating Inputs

The FAN5904 does not have internal pull-down resistors on its inputs. Therefore, unused inputs should not be left floating and should be pulled HIGH or LOW.

## PCB Layout and Component Placement

- The key point in the placement is the power ground PGND connection shared between the FAN5904, C1, and C 2 . This minimizes the parasitic inductance of the switching loop paths.
- Place the inductor away from the feedback pins to prevent unpredictable loop behavior.
- Ensure the traces are wide enough to handle the maximum current value, especially in Bypass mode.
- Ensure the vias are able to handle the current density. Use filled vias if available.
- Refer to Fairchild's application note: AN9726 - The Importance of PCB Design for FAN5903 and FAN5904.


## Assembly

- Use lead-free solder reflow temperature profile.
- Use metal-filled or solder-filled vias, if available.
- Poor soldering can cause low DC-DC conversion efficiency. If the efficiency is low, X-ray the solder connections to verify their integrity.
- PVIN and PGND must be routed with the widest and shortest traces possible. It is acceptable for the traces connecting the inductor to be long rather than having long PVIN or PGND traces.
- Ensure that the routing loop, PVIN - PGND - VOUT is as short as possible.
- Place PGND on the top layer and connect it to the AGND ground plane next to $\mathrm{C}_{\text {out }}$ using several vias.
- The SW node is a source of electrical switching noise. Do not route it near the VCON pin.
- Two small vias are used to connect the SW node to the inductor L1. Use solder-filled vias, if available.
- The connection from Cout to FB should be wide to minimize the Bypass Mode voltage drop and the series inductance. Even if the current in Bypass Mode is small, keep this trace short and at least 5 mm wide.
- The AGND ground plane should not be broken into pieces. Ground currents must have a direct, wide path from input to output.
- Each capacitor should have at least two dedicated ground vias. Place vias within 0.1 mm of the capacitors.


Figure 59. Example PCB Layout of FAN5904

## Physical Dimensions



## RECOMMENDED LAND PATTERN <br> (NSMD PAD TYPE)



SIDE VIEWS

## NOTES:

A. NO JEDEC REGISTRATION APPLIES.


BOTTOM VIEW

| Product | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{X}$ | $\mathbf{Y}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FAN5904UC00X | $1.710 \pm 0.030$ | $1.710 \pm 0.030$ | 0.255 | 0.255 | mm |
| FAN5904UC01X | $1.710 \pm 0.030$ | $1.710 \pm 0.030$ | 0.255 | 0.255 | mm |

Figure 60. 1.71x1.71 mm Square, 16 Bumps, 0.4 mm Pitch, WLCSP

[^1]
## FAIRCHILD

SEMICONDUCTOR

## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianies, and is not intended to be an exhaustive list of all such trademarks.


## DISCLAIMER

FAIRCHID SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WTHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TOIMPROVE RELIABIUTY, FUNCTION, OR DESIGN. FAIRCHILDDOESNOTASSUME ANY LIABIUTY ARISING OUT OF THE APPLICATION ORUSE OF ANY FRODUCT OR CIRCUITDESCRIBED HEREIN, NEITHERDOES IT CONVEY ANY LICENSE UNDER ITS PATENTRGHTS, NOR THERIGHTS OF OTHERS. THESE SPECIFICATIONS DONOTEXPAND THE TERMS OF FAIRCHID'S WORLDMDE TERMS AND CONDITONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHID'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES ORSYSTEMS WTHOUT THE EXPRESS WRITIEN APPROVAL OF FAIRCHID SEMICONDUCTOR CORPORATION.

## As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our extemal website, whw.fairchildsemi .oom, under Sales Support.
Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address ary warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is commited to cormbat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datas heet Identification | Product Status | Definition |
| :---: | :---: | :--- |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change <br> in any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild <br> Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make <br> changes at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. <br> The datasheet is for reference information only. |


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

[^1]:    Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

    Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
    http://www.fairchildsemi.com/packaging/

