imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FAIRCHILD

SEMICONDUCTOR TM


FDC6322C Dual N & P Channel, Digital FET

General Description

These dual N & P Channel logic level enhancement mode field effec transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. The device is an improved design especially for low voltage applications as a replacement for bipolar digital transistors in load switching applications. Since bias resistors are not required, this dual digital FET can replace several digital transistors with difference bias resistors.

Features

- N-Ch 25 V, 0.22 A, $R_{DS(ON)} = 5 \Omega @ V_{GS} = 2.7 V.$
- P-Ch 25 V, -0.46 A, $R_{DS(ON)} = 1.5 \Omega @ V_{GS} = -2.7 V.$
- Very low level gate drive requirements allowing direct operation in 3 V circuits. V_{GS(III)} < 1.5 V.
- Gate-Source Zener for ESD ruggedness.
 >6kV Human Body Model
- Replace NPN & PNP digital transistors.





©1997 Fairchild Semiconductor Corporation


November 1997


Symbol	Parameter	Conditions	Туре	Min	Тур	Max	Units
OFF CHAR	ACTERISTICS			I			ļ
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = 250 \mu A$	N-Ch	25			V
200		$V_{gs} = 0 V, I_p = -250 \mu A$	P-Ch	-25	-		
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_p = 250 \ \mu$ A, Referenced to 25 °C	N-Ch		25		mV /ºC
D92 J		$I_{\rm D}$ = -250 μ A, Referenced to 25 °C	P-Ch		-22		
I _{DSS}	Zero Gate Voltage Drain Current	$V_{\rm DS} = 20 \text{ V}, \ V_{\rm GS} = 0 \text{ V},$	N-Ch			1	μA
		T _J = 55°C				10	
I _{DSS}	Zero Gate Voltage Drain Current	$V_{\rm DS} = -20 \text{ V}, \ V_{\rm GS} = 0 \text{ V},$	P-Ch			-1	μA
		T _J = 55°C				-10	
I _{GSS}	Gate - Body Leakage Current	$V_{GS} = 8 V, V_{DS} = 0 V$	N-Ch			100	nA
		$V_{GS} = -8 V, V_{DS} = 0 V$	P-Ch			-100	nA
ON CHARA	CTERISTICS (Note 2)						-
$\Delta V_{GS(th)} / \Delta T_{J}$	Gate Threshold Voltage Temp. Coefficient	$I_{D} = 250 \ \mu$ A, Referenced to 25° C	N-Ch		-2.1		mV / °C
00(0)		I_{D} = -250 μ A, Referenced to 25 °C	P-Ch		2.1		
V _{GS(th)}	Gate Threshold Voltage	$V_{\rm DS} = V_{\rm GS}, \ I_{\rm D} = 250 \ \mu A$	N-Ch	0.65	0.85	1.5	V
		$V_{\rm DS} = V_{\rm GS}, \ I_{\rm D} = -250 \ \mu A$	P-Ch	-0.65	-0.86	-1.5	
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{\rm GS} = 2.7 \ V, \ I_{\rm D} = 0.2 \ A$	N-Ch		3.8	5	Ω
		T _J =125°C			6.3	9	
		$V_{\rm GS} = 4.5 \text{ V}, \ I_{\rm D} = 0.4 \text{ A}$			3.1	4	
		$V_{\rm GS} = -2.7 \ V, \ I_{\rm D} = -0.25 \ A$	P-Ch		1.22	1.5	
		T _J =125°C			1.65	2.4	
		$V_{\rm GS} = -4.5 \ V, \ I_{\rm D} = -0.5 \ A$			0.87	1.1	
I _{D(ON)}	On-State Drain Current	$V_{GS} = 2.7 \text{ V}, \ V_{DS} = 5 \text{ V}$	N-Ch	0.2			A
		$V_{GS} = -2.7 \text{ V}, V_{DS} = -5 \text{ V}$	P-Ch	-0.5			
9 _{FS}	Forward Transconductance	$V_{\rm DS} = 5 \text{ V}, \ \text{I}_{\rm D} = \ 0.4 \text{ A}$	N-Ch		0.2		S
		$V_{\rm DS} = -5 \text{ V}, \ \text{I}_{\rm D} = -0.5 \text{ A}$	P-Ch		0.8		
	HARACTERISTICS	1					
C _{iss}	Input Capacitance	N-Channel	N-Ch		9.5		pF
		$V_{\rm DS} = 10 \text{ V}, V_{\rm GS} = 0 \text{ V},$	P-Ch		62		
C _{oss}	Output Capacitance	f = 1.0 MHz	N-Ch		6		
		P-Channel	P-Ch		35		-
C _{rss}	Reverse Transfer Capacitance	V_{DS} = -10 V, V_{GS} = 0V,	N-Ch		1.3		_
		f = 1.0 MHz	P-Ch		9.5		

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Parameter	Conditions	Туре	Min	Тур	Max	Units
$ \begin{array}{c c c c c c c c c } \hline V_{00} = 6 \ V, \ V_{00} = 0.5 \ A, \\ \hline V_{00} = 4.5 \ V, \ R_{GBN} = 50 \ \Omega \\ \hline V_{00} = 4.5 \ V, \ R_{GBN} = 50 \ \Omega \\ \hline V_{00} = -0.5 \ A, \\ \hline V_{00} = -0$	on)	Turn - On Delay Time	N-Channel	N-Ch		5	10	nS
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			$V_{DD} = 6 V, I_{D} = 0.5 A,$	P-Ch		7	14	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		Turn - On Rise Time	$V_{GS} = 4.5 \text{ V}, \text{ R}_{GEN} = 50 \Omega$	N-Ch		4.5	10	nS
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				P-Ch		8	16	
Turn - Off Fall Time V _{Gen} = -4.5 V, R _{GEN} = 50 Ω N-Ch 3.2 7 nS P_{gen} Total Gate Charge N-Ch 0.49 0.7 nC P_{gen} Gate-Charge N-Ch 0.49 0.7 nC P_{gen} Gate-Source Charge N-Ch 0.22 nC P_{gen} Gate-Drain Charge $V_{cg} = 4.5 V$ N-Ch 0.22 nC P_{gen} Gate-Drain Charge $V_{cg} = 5 V$, $I_{b} = 0.25 A$, N-Ch 0.025 nC P_{gen} Gate-Drain Charge $V_{cg} = 5 V$, $I_{b} = -0.25 A$, N-Ch 0.025 nC P_{gen} Gate-Drain Charge $V_{cg} = -4.5 V$ $P_{ch} = -0.25 A$, $P_{ch} = 0.25 A$ $P_{ch} = 0.25 A$ PRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS $P_{ch} = 0.25 A$ $P_{ch} = 0.25 A$ $P_{ch} = 0.25 A$ $P_{ch} = 0.25 A$ $V_{gg} = 0 V$, $I_g = 0.5 A$ (Note 2) $P_{ch} = 0.5 A$ $P_{ch} = 0.05 A$ $P_{ch} = 0.25 A$ $P_{ch} = 0.5$	off)	Turn - Off Delay Time	P-Channel	N-Ch		4	8	nS
Q_{en} Total Gate Charge N-Channel N-Ch 0.49 0.7 nC Q_{op} Gate-Source Charge $V_{os} = 5 V, I_p = 0.2 A,$ N-Ch 0.49 0.7 nC Q_{op} Gate-Source Charge $V_{os} = 5 V, I_p = 0.2 A,$ N-Ch 0.22 nC Q_{op} Gate-Drain Charge $V_{os} = 4.5 V$ N-Ch 0.022 nC Q_{op} Gate-Drain Charge $V_{os} = 5 V, I_p = -0.25 A,$ N-Ch 0.07 nC $V_{os} = 4.5 V$ P-Ch 0.25 N-Ch 0.07 nC $V_{os} = 4.5 V$ P-Ch 0.25 N-Ch 0.07 nC $V_{os} = 4.5 V$ P-Ch 0.25 N-Ch 0.07 nC $V_{os} = 0.7 , I_s = 0.5 A$ (Note 2) N-Ch 0.97 1.3 V f_{50} Drain-Source Diode Forward Voltage $V_{os} = 0.7, I_s = 0.5 A$ (Note 2) N-Ch 0.97 1.3 V $V_{os} = 0.7, I_s = 0.5 A$ (Note 2) P-Ch 0.88 -1.2 N 1.02°CW on a 0.005 in° of pad 0.25 copper. 1.30°CW on a 0.005 in° of pad 0.25 copper. 1.20°CW on a 0.005 in			$V_{DD} = -6 V, I_{D} = -0.5 A,$	P-Ch		55	90	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Turn - Off Fall Time	$V_{\rm Gen} = -4.5 \ V, \ R_{\rm GEN} = 50 \ \Omega$	N-Ch		3.2	7	nS
u V _{DS} = 5 V, I _D = 0.2 A, P-Ch 1 1.5 D_{gs} Gate-Source Charge V_{DS} = 5 V, I _D = 0.2 A, N-Ch 0.22 nC D_{gd} Gate-Drain Charge V_{DS} = 5 V, I _D = -0.25 A, N-Ch 0.021 nC P_{gd} Gate-Drain Charge V_{DS} = -5 V, I _D = -0.25 A, N-Ch 0.07 nC V_{DS} = -4.5 V P-Ch 0.25 nC N-Ch 0.07 nC V_{DS} = -4.5 V P-Ch 0.25 nC N-Ch 0.07 nC V_{DS} = -4.5 V P-Ch 0.25 nC NCh 0.25 nC PRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS NCh 0.05 A V_{DS} Drain-Source Diode Forward Voltage V_{SS} = 0.7, I _S = 0.5 A (Note 2) N-Ch 0.97 1.3 V V _{GS} = 0 V, I _S = 0.5 A (Note 2) P-Ch -0.88 -1.2 Nets: 1. Notes: <td< td=""><td></td><td></td><td></td><td>P-Ch</td><td></td><td>35</td><td>55</td><td></td></td<>				P-Ch		35	55	
h_{gs} Gate-Source Charge $V_{GS} = 4.5$ V N-Ch 0.22 nC h_{gd} Gate-Drain Charge $V_{GS} = 5$ V, $I_{D} = -0.25$ A, $V_{GS} = -4.5$ V N-Ch 0.07 nC h_{Ch} 0.32 $N-Ch$ 0.07 nC $N-Ch$ 0.07 nC $N-Ch$ 0.7 nC N N 0.5 A $P-Ch$ 0.5 A N_{SD} Drain-Source Diode Forward Voltage $V_{GS} = 0.7$ $I_S = 0.5$ A (Note 2) $N-Ch$ 0.97 1.3 V N N_{SD} $N_S = 0.5$ A (Note 2)	g	Total Gate Charge	N-Channel	N-Ch		0.49	0.7	nC
P. Channel P. Channel P. Ch 0.32 0.32 n_{gd} Gate-Drain Charge $V_{0S} = -5 V$, $I_0 = -0.25 A$, $V_{0S} = -4.5 V$ N-Ch 0.07 nC RAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS RAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS n_{gd} Maximum Continuous Drain-Source Diode Forward Current N-Ch 0.5 A n_{gd} Drain-Source Diode Forward Voltage $V_{0S} = 0 V$, $I_S = 0.5 A$ (Note 2) N-Ch 0.97 1.3 V n_{gd} Drain-Source Diode Forward Voltage $V_{0S} = 0 V$, $I_S = -0.5 A$ (Note 2) P-Ch -0.88 -1.2 Notes: .			$V_{\rm DS} = 5 \ V, \ I_{\rm D} = 0.2 \ A,$	P-Ch		1	1.5	
n_{gd} Gate-Drain Charge $V_{DS} = -5$ V, $I_D = -0.25$ A, $V_{QS} = -4.5$ V $N-Ch$ 0.07 nC RAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS RAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS Maximum Continuous Drain-Source Diode Forward Current $N-Ch$ 0.07 nC T_{SD} Drain-Source Diode Forward Voltage $V_{GS} = 0$ V, $I_S = 0.5$ A (Note 2) $N-Ch$ 0.97 1.3 V $V_{GS} = 0$ V, $I_S = 0.5$ A (Note 2) $N-Ch$ 0.97 1.3 V Notes: . . R_{ux} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{ux} is guaranteed by design while R_{ux} is determined by the user's board design. R_{ux} shown below for single device operation on FR-4 in still air. M_{ux} 140°C/W on a 0.125 in ² pad of M_{ux} M_{ux} b. 180° C/W on a 0.005 in ² of pad of 202 copper. M_{ux} b. 180° C/W on a 0.005 in ² of pad of 202 copper. Katel 1 : 1 on letter size paper Letter size paper M_{ux} M_{ux} M_{ux} M_{ux} M_{ux} M_{ux}	gs	Gate-Source Charge	$V_{GS} = 4.5 V$	N-Ch		0.22		nC
V _{GS} = -4.5 V P-Ch 0.25 PRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS A maximum Continuous Drain-Source Diode Forward Current N-Ch 0.5 A P-Ch 0.05 A P-Ch 0.55 A P-Ch 0.57 A P-Ch 0.57 A P-Ch 0.57 A Vois Display and the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{suc} is guaranteed by design while R_{suc} is determined by the user's board design. R_{suc} shown below for single device operation on FR-4 in still air. Image: A structure of the drain pins. R_{suc} is guaranteed by design while R_{suc} is determined by the user's board design. R_{suc} is determined by the user's board design. R_{suc} shown below for single device operation on FR-4 in still air. Image: A structure of the drain pins. R_{suc} is determined by the user's board design. R_{suc} is det			P- Channel	P-Ch		0.32		
RAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS Maximum Continuous Drain-Source Diode Forward Current N-Ch 0.5 A $P-Ch$ -0.5 P-Ch -0.5 P T_{SD} Drain-Source Diode Forward Voltage $V_{GS} = 0 V, I_S = 0.5 A$ (Note 2) N-Ch 0.97 1.3 V $V_{GS} = 0 V, I_S = 0.5 A$ (Note 2) N-Ch 0.97 1.3 V Notes: 1. R _{Buk} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R _{Buc} is guaranteed by design while R _{goa} is determined by the user's board design. R _{Buk} shown below for single device operation on FR-4 in still air. $A = 140^{\circ}C/W$ on a 0.125 in ² pad of 202 copper. b. 180^{\circ}C/W on a 0.005 in ² of pad of 202 copper. b. 180^{\circ}C/W on a 0.005 in ² of pad of 202 copper.	gd	Gate-Drain Charge	$V_{\rm DS} = -5 \ V, \ I_{\rm D} = -0.25 \ A,$	N-Ch		0.07		nC
Maximum Continuous Drain-Source Diode Forward Current N-Ch 0.5 A f_{SD} Drain-Source Diode Forward Voltage $V_{GS} = 0 V$, $I_S = 0.5 A$ (Note 2) N-Ch 0.97 1.3 V Notes: 1. R _{aux} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{auc} is guaranteed by design while R_{gcA} is determined by the user's board design. R_{aux} shown below for single device operation on FR-4 in still air. $\psi_{GS} = 0 V$ $\omega_{GS} = 0 V$ $\omega_{$			$V_{GS} = -4.5 V$	P-Ch		0.25		
P-Ch -0.5 P-Ch -0.5 P-Ch 0.97 1.3 V Votes: V V So P-Ch 0.97 1.3 V Notes: 1. R _{aux} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R _{auc} is guaranteed by design while R _{ecA} is determined by the user's board design. R _{BuA} shown below for single device operation on FR-4 in still air. Image: A sold of 202 copper. Image: A sold of 202 copper. Image: B sold of 202 copper. Image: A sold of 202 copper. Image: B sold of 202 copper. Image: B sold of 202 copper. Image: A sold of 202 copper. Image: B sold of 202 copper. Image: B sold of 202 copper.	RAIN-SC	OURCE DIODE CHARACTERISTICS AND	MAXIMUM RATINGS					
V_{SD} Drain-Source Diode Forward Voltage $V_{GS} = 0 \text{ V}, \text{ I}_S = 0.5 \text{ A} \text{ (Note 2)}$ N-Ch 0.97 1.3 V Notes: 1. R_{BAR} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BAC} is guaranteed by design while R_{BCA} is determined by the user's board design. R_{BAR} shown below for single device operation on FR-4 in still air. $V_{GS} = 0 \text{ V}, \text{ I}_S = 0.5 \text{ A} \text{ (Note 2)}$ P-Ch -0.88 -1.2 $V_{GS} = 0 \text{ V}, \text{ I}_S = -0.5 \text{ A} \text{ (Note 2)}$ P-Ch -0.88 -1.2 $V_{GS} = 0 \text{ V}, \text{ I}_S = -0.5 \text{ A} \text{ (Note 2)}$ P-Ch -0.88 -1.2 $V_{GS} = 0 \text{ V}, \text{ I}_S = -0.5 \text{ A} \text{ (Note 2)}$ P-Ch -0.88 -1.2 $V_{GS} = 0 \text{ V}, \text{ I}_S = -0.5 \text{ A} \text{ (Note 2)}$ P-Ch -0.88 -1.2 $V_{GS} = 0 \text{ V}, \text{ I}_S = -0.5 \text{ A} \text{ (Note 2)}$ P-Ch -0.88 -1.2 v design while R_{och} is determined by the user's board design. R_{BA} shown below for single device operation on FR-4 in still air. $V_{GS} = 0 \text{ V}, \text{ I}_S = 0.005 \text{ if } 0 \text{ pad}$ $v = 0.025 \text{ if } 0.02 \text{ copper}.$ $v = 0.025 \text{ if } 0.025 \text{ copper}.$ $v = 0.025 \text{ if } 0.025 \text{ copper}.$ $v = 0.025 \text{ if } 0.025 \text{ copper}.$		Maximum Continuous Drain-Source Diode	e Forward Current	N-Ch			0.5	Α
Notes: I. $R_{a,x}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{a,c}$ is guaranteed by design while R_{eca} is determined by the user's board design. $R_{a,x}$ shown below for single device operation on FR-4 in still air. Image: A supervise of the drain pins. $R_{a,c}$ is guaranteed by the user's board design. $R_{a,x}$ shown below for single device operation on FR-4 in still air. Image: A supervise of the drain pins. $R_{a,x}$ shown below for single device operation on FR-4 in still air. Image: A supervise of the drain pins. $R_{a,x}$ shown below for single device operation on FR-4 in still air. Image: A supervise of the drain pins. $R_{a,x}$ shown below for single device operation on FR-4 in still air. Image: A supervise of the drain pins. $R_{a,x}$ shown below for single device operation on FR-4 in still air. Image: A supervise of the drain pins. $R_{a,x}$ shown below for single device operation on FR-4 in still air. Image: A supervise of the drain pins. $R_{a,x}$ shown below for a 0.005 in ² of pad of 20z copper. Image: A supervise of the drain pins. $R_{a,x}$ shown below for a 0.005 in ² of pad of 20z copper. Image: A supervise of the drain pins. $R_{a,x}$ shown below for a 0.005 in ² of pad of 20z copper. Image: A supervise of the drain pins. $R_{a,x}$ shown below for a 0.005 in ² of pad of 20z copper. Image: A supervise of the drain pins. $R_{a,x}$ shown below for a 0.005 in ² of pad of 20z copper.				P-Ch			-0.5	
Notes: 1. R _{BAR} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R _{BAR} is guaranteed by design while R _{BCA} is determined by the user's board design. R _{BAR} shown below for single device operation on FR-4 in still air. a. 140°C/W on a 0.125 in ² pad of 202 copper. b. 180°C/W on a 0.005 in ² of pad of 202 copper. icale 1 : 1 on letter size paper	SD	Drain-Source Diode Forward Voltage	$V_{\rm GS} = 0 \ V, \ I_{\rm S} = 0.5 \ A \ ({\rm Note} \ 2)$	N-Ch		0.97	1.3	V
Iotes: . R _{ex} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R _{exc} is guaranteed by design while R _{eck} is determined by the user's board design. R _{ext} shown below for single device operation on FR-4 in still air. Image: a surface of the drain pins. R _{exc} is guaranteed by for single device operation on FR-4 in still air. Image: a surface of the drain pins. R _{exc} is guaranteed by for single device operation on FR-4 in still air. Image: a surface of the drain pins. R _{exc} is guaranteed by for single device operation on FR-4 in still air. Image: a surface of the drain pins. R _{exc} is guaranteed by for single device operation on FR-4 in still air. Image: a surface of the drain pins. R _{exc} is guaranteed by for single device operation on FR-4 in still air. Image: a surface of the drain pins. R _{exc} is guaranteed by for single device operation on FR-4 in still air. Image: a surface of the drain pins. R _{exc} is guaranteed by for single device operation on FR-4 in still air. Image: a surface of the drain pins. R _{exc} is guaranteed by for single device operation on FR-4 in still air. Image: a surface of the drain pins. R _{exc} is guaranteed by for single device operation on FR-4 in still air. Image: a surface of the drain pins. R _{exc} is guaranteed by for single device operation on FR-4 in still air. Image: a surface of the drain pins. R _{exc} is guaranteed by for single device operation of the drain pins. R _{exc} is guaranteed by for single device operation of the drain pins. <			$V_{GS} = 0 V, I_{S} = -0.5 A$ (Note 2)	P-Ch		-0.88	-1.2	
Scale 1 : 1 on letter size paper	. R _{eua} is the	le $R_{_{B^{CA}}}$ is determined by the user's board design. $R_{_{\!B^{AA}}}$ shown b $\bigotimes \psi \not \!$	elow for single device operation on FR-4 in still air.	e solder mounting su	rface of the	drain pins. F	_{θuc} is guaran	teed by
	 R_{θJA} is the sidesign while Constraints 	le R _{eck} is determined by the user's board design. R _{BA} shown b a. 140°C/W on a 0.125 in ² pad of 2oz copper.	elow for single device operation on FR-4 in still air.	e solder mounting su	rface of the	drain pins. R	_{θuc} is guaran	leed by









TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ *CROSSVOLT*™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series[™] FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ OS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT™-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production

Rev. H4