



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FDH5500

N-Channel UltraFET Power MOSFET

55V, 75A, 7mΩ

Features


- Typ $r_{DS(on)} = 5.2m\Omega$ at $V_{GS} = 10V$, $I_D = 75A$
- Typ $Q_{g(10)} = 118nC$ at $V_{GS} = 10V$
- Simulation Models
 - Temperature Compensated PSpice and SABER™ Models
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Related Literature
 - TB334, "Guidelines for Soldering Surface Mount Componets to PC Boards"
- Qualified to AEC Q101
- RoHS Compliant

Applications


- DC Linear Mode Control
- Solenoid and Motor Control
- Switching Regulators
- Automotive Systems



Package



Symbol



MOSFET Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Ratings	Units
V_{DSS}	Drain to Source Voltage	(Note 1)	55	V
V_{DGR}	Drain to Gate Voltage ($R_{GS} = 20k\Omega$)	(Note 1)	55	V
V_{GS}	Gate to Source Voltage		± 20	V
I_D	Drain Current Continuous ($T_C < 135^\circ\text{C}$, $V_{GS} = 10\text{V}$)		75	A
	Pulsed		See Figure 4	
E_{AS}	Single Pulse Avalanche Energy	(Note 2)	864	mJ
P_D	Power Dissipation		375	W
	Dreate above 25°C		2.5	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature		-55 to + 175	$^\circ\text{C}$
T_L	Max. Lead Temp. for Soldering (at 1.6mm from case for 10sec)		300	
T_{pkg}	Max. Package Temp. for Soldering (Package Body for 10sec)		260	

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case	0.4	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-247, 1in ² copper pad area	30	$^\circ\text{C}/\text{W}$

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDH5500	FDH5500	TO-247	Tube	N/A	30 units

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Off Characteristics

B_{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250\mu\text{A}$, $V_{GS} = 0\text{V}$	55	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 50\text{V}$, $V_{GS} = 0\text{V}$	-	-	1	μA
		$V_{DS} = 45\text{V}$, $T_C = 150^\circ\text{C}$	-	-	250	
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20\text{V}$	-	-	± 100	nA

On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 250\mu\text{A}$	2	2.9	4	V
$r_{DS(on)}$	Drain to Source On Resistance	$I_D = 75\text{A}$, $V_{GS} = 10\text{V}$	-	5.2	7	m Ω

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 25\text{V}$, $V_{GS} = 0\text{V}$, $f = 1\text{MHz}$	-	3565	-	pF	
C_{oss}	Output Capacitance		-	1310	-	pF	
C_{rss}	Reverse Transfer Capacitance		-	395	-	pF	
$Q_{g(TOT)}$	Total Gate Charge at 20V	$V_{GS} = 0$ to 20V	$V_{DD} = 30\text{V}$ $I_D = 75\text{A}$ $R_L = 0.4\Omega$ $I_g = 1.0\text{mA}$	-	206	268	nC
$Q_{g(10)}$	Total Gate Charge at 10V	$V_{GS} = 0$ to 10V		-	118	153	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0$ to 2V		-	6.2	8.1	nC
Q_{gs}	Gate to Source Gate Charge			-	17.8	-	nC
Q_{gd}	Gate to Drain "Miller" Charge			-	51	-	nC

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Switching Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
t_{on}	Turn-On Time	$V_{DD} = 30\text{V}$, $I_D = 75\text{A}$, $R_L = 0.4\Omega$, $V_{GS} = 10\text{V}$, $R_{GS} = 2.5\Omega$	-	-	185	ns
$t_{d(on)}$	Turn-On Delay Time		-	13.7	-	ns
t_r	Rise Time		-	102	-	ns
$t_{d(off)}$	Turn-Off Delay Time		-	34	-	ns
t_f	Fall Time		-	22	-	ns
t_{off}	Turn-Off Time		-	-	91	ns

Drain-Source Diode Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
V_{SD}	Source to Drain Diode Voltage	$I_{SD} = 75\text{A}$	-	1	1.25	V
t_{rr}	Reverse Recovery Time	$I_F = 75\text{A}$, $di_{SD}/dt = 100\text{A}/\mu\text{s}$	-	60	78	ns
Q_{rr}	Reverse Recovery Charge		-	77	100	nC

Notes:

- 1: Starting $T_J = 25^\circ\text{C}$ to 175°C .
 2: Starting $T_J = 25^\circ\text{C}$, $L = 0.48\text{mH}$, $I_{AS} = 60\text{A}$

This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: <http://www.aecouncil.com/>

All Fairchild Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

Typical Characteristics




Figure 1. Normalized Power Dissipation vs Case Temperature




Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

Typical Characteristics





Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On-Resistance Variation vs Gate to Source Voltage




Figure 10. Normalized Drain to Source On-Resistance vs Junction Temperature

Typical Characteristics




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage









Figure 14. Gate Charge vs Gate to Source Voltage



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEX®	FPS™	PDP-SPM™	The Power Franchise®
Build it Now™	F-PFS™	Power-SPM™	the power franchise
CorePLUS™	FRFET®	PowerTrench®	TinyBoost™
CorePOWER™	Global Power ResourceSM	Programmable Active Droop™	TinyBuck™
CROSSVOLT™	Green FPS™	QFET®	TinyLogic®
CTL™	Green FPS™ e-Series™	QS™	TINYOPTO™
Current Transfer Logic™	GTO™	Quiet Series™	TinyPower™
EcoSPARK®	IntelliMAX™	RapidConfigure™	TinyPWM™
EfficientMax™	ISOPANAR™	Saving our world 1mW at a time™	TinyWire™
EZSWITCH™ *	MegaBuck™	SmartMax™	μSerDes™
	MICROCOUPLER™	SMART START™	
	MicroFET™	SPM®	UHC®
Fairchild®	MicroPak™	STEALTH™	Ultra FRFET™
Fairchild Semiconductor®	MillerDrive™	SuperFET™	UniFET™
FACT Quiet Series™	MotionMax™	SuperSOT™-3	VCX™
FACT®	Motion-SPM™	SuperSOT™-6	VisualMax™
FAST®	OPTOLOGIC®	SuperSOT™-8	
FastvCore™	OPTOPLANAR®	SuperMOS™	
FlashWriter® *			

* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I34