



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Is Now Part of



**ON Semiconductor®**

To learn more about ON Semiconductor, please visit our website at  
[www.onsemi.com](http://www.onsemi.com)

---

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.



September 2016

## FDMF2011 – High Performance 100V Smart Power Stage Module

### Features

- Compact size – 6.0 mm x 7.5 mm PQFN
- High current handling: 20A
- Next Generation 100V Power MOSFETs:
  - Typ.  $R_{DS(on)}=7.7(HS) / 7.3(LS)$  mΩ at  $V_{GS}=10V$ ,  $I_D=20A$
- Wide driver power supply voltage range: 10V to 20V
- Internal pull-down resistors for PWM inputs (HI,LI)
- Short PWM propagation delays
- Under-voltage lockout (UVLO)
- Fully optimized system efficiency
- High performance low profile package
- Integrated 100V Half-Bridge gate driver
- Fairchild 100V PowerTrench® MOSFETs for clean switching waveforms and reduced ringing
- Low Inductance and low resistance packaging for minimal operating power losses
- Fairchild green packaging and RoHS compliant
- Reduced EMI due to low side flip-chip MOSFET

### General Description

The FDMF2011 is a compact 100V Smart Power Stage (SPS) module that is a fully optimized for use in high current switching applications. The FDMF2011 module integrates a driver IC plus two N-channel Power MOSFETs into a thermally enhanced, 6.0 mm x 7.5 mm PQFN package. The PQFN packaging provides very low package inductance and resistance improving the current handling capability and performance of the part. With an integrated approach, the complete switching power stage is optimized with regards to driver and MOSFET dynamic performance, system parasitic inductance, and Power MOSFET  $R_{DS(ON)}$ . The FDMF2011 uses Fairchild's high performance PowerTrench™ MOSFET technology, which reduces high voltage and current stresses in switching applications. The driver IC features a low delay times and matched PWM input propagation delays, which further enhance the performance of the part.

### Applications

- Motor Drives (Power tools & Drowns etc.)
- Telecom Half / Full - Bridge DC-DC converters
- Buck-Boost Converters
- High-current DC-DC Point of Load (POL) converters.

### Application Diagram

### Ordering Information

Part Number	Current Rating [A]	Input Voltage [V]	Frequency Max [kHz]	Device Marking
FDMF2011	20	100	200	FDMF2011

## Functional Block Diagram




Figure 1. Functional Block Diagram

## Pin Configuration




Figure 2. Pin Configuration (6.0mm x 7.5mm Package)

## **Pin Definitions**

<b>Pin</b>	<b>Name</b>	<b>Function</b>
1, 29, 32, 34	N/C	No connect
2	VDD	Power supply input for low-side gate drive and bootstrap diode. Bypass this pin to VSS with a low impedance capacitor.
3	HI	High-side PWM input.
4	LI	Low-side PWM input.
5, 10, 11, 22, 23, 33, 37	PGND	Power return for the power stage. Package header, pin 37 and PGND are internally fused (shorted).
6	VSS	Analog ground for driver IC analog circuits.
7, 9	LG	Low-side MOSFET gate.
8	LO	Low-side gate drive output.
12-21	SW	Switching node junction between high-side and Low-side MOSFETs.
24-28	VIN	Power input for the power stage. Bypass this pin to PGND with low impedance capacitor.
30	HG	High-side MOSFET gate.
31	PH	High-side source connection (SW node) for the bootstrap capacitor.
35	HB	Bootstrap supply for high-side driver. Bypass this pin to PH with low impedance capacitor.
36	HO	High-side gate drive output.

**Table 1. Pin Definitions**

## Typical Application Diagram




Figure 3. Half-Bridge DC Motor




Figure 4. Full-Bridge DC Motor

Typical Application Diagram (Continued)




Figure 5. 3-Phase DC Motor

Typical Application Diagram (Continued)




Figure 6. Buck Converter




Figure 7. Half-Bridge Converter

Typical Application Diagram (Continued)




Figure 8. Full-Bridge Converter

## Absolute Maximum Ratings

The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table defines the conditions for actual device operation. Thermal resistance rating is measured under board mounted and still air conditions.

Symbol	Parameter		Min.	Max.	Unit
$V_{IN}$	Power Stage Supply Voltage	Referenced to VSS	-0.3	100	V
$V_{PH}$	PH Voltage	Referenced to VSS	$V_{HB}-25$	$V_{HB}+0.3$	V
$V_{DD}$	Driver Supply Voltage	Referenced to VSS	-0.3	25	V
$V_{HB}$	Bootstrap to VSS	Referenced to VSS	-0.3	125	V
$V_{LI}, V_{HI}$	Gate drive Input signals	Referenced to VSS	-0.3	$V_{DD} + 0.3V$	V
$V_{HO}$	High Side driver output	Referenced to PHASE	$V_{PH} - 0.3V$	$V_{BOOT} + 0.3V$	V
$V_{LO}$	Low Side driver output	Referenced to VSS	-0.3	$V_{DD} + 0.3V$	V
$V_{HG}$	High Side MOSFET gate	Referenced to PHASE	-28	28	V
$V_{LG}$	Low Side MOSFET gate	Referenced to VSS	-28	28	V
$\Theta_{JA}$	Junction to Ambient Thermal Resistance – Q1 <sup>(1)</sup>		-	17	°C/W
	Junction to Ambient Thermal Resistance – Q2 <sup>(1)</sup>		-	15	°C/W
$T_J$	Junction Temperature		-	150	°C
$T_{STG}$	Storage Temperature		-40	150	°C

**Table 2. Module Absolute Maximum ratings**

(1) Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the top side of 49 cm<sup>2</sup>, 2oz.

## Recommended Operating Conditions

Symbol	Parameters	Test Condition	Min	Max	Unit
$V_{IN}$	Power Stage Supply Voltage		3	80	V
$V_{DD}$	Driver Supply Voltage		10	20	V
$V_{SW}, V_{PH}$	SW or PHASE	DC	-0.3	100	V
		Repetitive Pulse (< 20ns, 10uJ)	$6-V_{DD}$	100	V
$V_{HB}$	Voltage on HB	Reference to PH	$V_{PH} + 10$	$V_{PH} + 20$	V
$dV_{SW}/dt$	Voltage Slew Rate on SW		-	50	V/ns
$T_J$	Operating Temperature		-40	125	°C

**Table 3. Module Recommended Operating Conditions**

## Electrical Specifications:

$V_{DD}=V_{HB}=15V$ ,  $V_{SW}=V_{SS}=0V$ ,  $V_{IN}=50V$ ,  $T_J = +25^{\circ}C$  unless otherwise noted.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Supply Currents</b>						
$I_{INQ}$	Power Stage Quiescent Current	$LI = HI = 0V$	-	-	1	uA
$I_{DDQ}$	Driver Quiescent Current	$LI = HI = 0V$	-	77	180	uA
$I_{DDO}$	VDD operating current	$F_{SW} = 20kHz$	-	0.3	0.6	mA
		$F_{SW} = 200kHz$	-	2.1	4.3	mA
$I_{HBQ}$	BOOT Quiescent current	$LI = HI = 0V$	-	45	120	uA
$I_{HBO}$	BOOT Operating current	$F_{SW} = 20kHz$	-	0.3	0.6	mA
		$F_{SW} = 200kHz$	-	2.4	4.8	mA
<b>Under-Voltage Protection</b>						
$V_{DDR}, V_{HBR}$	UVLO rising threshold	$V_{DD}$ or $V_{HB}-V_{PH}$ rising threshold	8.2	9.4	10.0	V
$V_{DDF}, V_{HBF}$	UVLO falling threshold	$V_{DD}$ or $V_{HB}-V_{PH}$ falling Threshold	7.6	8.8	9.6	V
$V_{DDH}$	UVLO Hysteresis	$V_{DD}$ Hysteresis		0.6	-	V
$t_{D\_POR}$	POR delay to Enable IC	UVLO rising to internal PWM enable	-	-	10	us
<b>Control Inputs (TTL: LI, HI)</b>						
$V_{IL}$	Low Level Input Voltage	$V_{DD} = 10V$ to $20V$	1.2	-	-	V
$V_{IH}$	High Level Input Voltage		-	-	2.9	V
$V_{HYS}$	Input Voltage Hysteresis		-	1.0	-	V
$R_{IN}$	Input Pull-Down Resistance		-	475	-	kΩ
<b>PWM input (HI,LI)</b>						
$t_{LPLH}$	LI to LO Propagation Delays	LI Low $\rightarrow$ HIGH to LO Low $\rightarrow$ HIGH, $V_{IH}$ to 10% LG	100	160	300	ns
$t_{LPHL}$		LI High $\rightarrow$ Low to LO High $\rightarrow$ Low, $V_{IL}$ to 90% LG	100	212	300	ns
$t_{HPLH}$	HI to HO Propagation Delays	HI Low $\rightarrow$ HIGH to HO Low $\rightarrow$ HIGH, $V_{IH}$ to 10% HG-PH	100	177	300	ns
$t_{HPLH}$		HI High $\rightarrow$ Low to HO High $\rightarrow$ Low, $V_{IL}$ to 90% HG-PH	100	211	300	ns
MT	Delay matching, HS and LS turn-on/off		-	-	50	ns
$t_{PW}$	Minimum Input Pulse Width that Changes the Output	LI/HI Rising to Vth of Q1,Q2 $R_G=0\Omega$		60		ns
		LI/HI Falling to Vth of Q1,Q2 $R_G=0\Omega$		100		ns
<b>High-Side Driver (HDRV) (VDD = VHB = 15V)</b>						
$I_{SOURCE\_HO}$	Output Sourcing Peak current	$V_{HO}=0V$	250	350	-	mA
$I_{SINK\_HO}$	Output Sinking Peak current	$V_{HO}=15V$	500	650	-	mA
$t_{R\_HG}$	Rise Time	$GH=10\%$ to $90\%$ , $R_{GH}=0\Omega$	-	170	339	ns
$t_{F\_HG}$	Fall Time	$GH=90\%$ to $10\%$ , $R_{GH}=0\Omega$	-	70	140	ns
<b>Low-Side Driver (LDRV) (VDD = VHB = 15V)</b>						
$I_{SOURCE\_LO}$	Output Sourcing Peak current	$V_{LO}=0V$	250	350	-	mA
$I_{SINK\_LO}$	Output Sinking Peak current	$V_{LO}=15V$	500	650	-	mA
$t_{R\_LG}$	Rise Time	$GL=10\%$ to $90\%$ , $R_{GL}=0\Omega$	-	171	342	ns
$t_{F\_LG}$	Fall Time	$GL=90\%$ to $10\%$ , $R_{GL}=0\Omega$	-	71	142	ns

Table 4. Module Electrical Specifications

# Power MOSFET specifications (FDMF2011)

$T_J = +25^\circ\text{C}$  unless otherwise noted.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>High Side MOSFET, Q1</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_{\text{DS}}=250\mu\text{A}, V_{\text{GS}}=0\text{V}$	100	-	-	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}}=80\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Source Leakage Current	$V_{\text{DS}}=0\text{V}, V_{\text{GS}}=+/-20\text{V}$	-	-	100	$\text{nA}$
$V_{\text{GS}(\text{th})}$	Gate-Source Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{DS}}=250\mu\text{A}$	2	3.1	4	V
$R_{\text{DS}(\text{ON})}$	Drain –Source On-Resistance	$V_{\text{GS}}=10\text{V}, I_{\text{DS}}=20\text{A}$	-	7.7	8.9	$\text{m}\Omega$
$Q_G$	Total Gate Charge	$V_{\text{GS}}=0\text{V to } 10\text{V}, V_{\text{DD}}=50\text{V}, I_{\text{DS}}=20\text{A}$	-	25	-	$\text{nC}$
$Q_{\text{GS}}$	Gate-Source Charge		-	8.5	-	$\text{nC}$
$Q_{\text{GD}}$	Gate-Drain “Miller” Charge		-	5.2	-	$\text{nC}$
$Q_{\text{OSS}}$	Total Output Charge		-	31.3	-	$\text{nC}$
$R_G$	Series Gate Resistance		-	0.7	-	$\Omega$
<b>Drain-Source Diode Characteristics</b>						
$V_{\text{SD}}$	Source to Drain Forward Voltage	$V_{\text{HG}}-V_{\text{PH}}=0\text{V}, I_{\text{SD}} = 2\text{A}$	-	0.7	1.2	V
		$V_{\text{HG}}-V_{\text{PH}}=0\text{V}, I_{\text{SD}} = 20\text{A}$	-	0.8	1.3	
$t_{\text{RR}}$	Reverse Recovery Time	$I_F = 20\text{A}, di_F/dt = 100\text{A}/\mu\text{s}$	-	59	95	ns
$Q_{\text{RR}}$	Reverse Recovery Charge		-	77	123	$\text{nC}$
$t_{\text{RR}}$	Reverse Recovery Time	$I_F = 20\text{A}, di_F/dt = 300\text{A}/\mu\text{s}$	-	50	80	ns
$Q_{\text{RR}}$	Reverse Recovery Charge		-	140	224	$\text{nC}$
<b>Low Side MOSFET, Q2</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_{\text{DS}}=250\mu\text{A}, V_{\text{GS}}=0\text{V}$	100	-	-	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}}=80\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Source Leakage Current	$V_{\text{DS}}=0\text{V}, V_{\text{GS}}=+/-20\text{V}$	-	-	100	$\text{nA}$
$V_{\text{GS}(\text{th})}$	Gate-Source Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{DS}}=250\mu\text{A}$	2	3.3	4	V
$R_{\text{DS}(\text{ON})}$	Drain –Source On-Resistance	$V_{\text{GS}}=10\text{V}, I_{\text{DS}}=20\text{A}$	-	7.3	8.9	$\text{m}\Omega$
$Q_G$	Total Gate Charge	$V_{\text{GS}}=0\text{V to } 10\text{V}, V_{\text{DD}}=50\text{V}, I_{\text{DS}}=20\text{A}$	-	25	33	$\text{nC}$
$Q_{\text{GS}}$	Gate-Source Charge		-	8.9	-	$\text{nC}$
$Q_{\text{GD}}$	Gate-Drain “Miller” Charge		-	6	-	$\text{nC}$
$Q_{\text{OSS}}$	Total Output Charge		-	31.3	-	$\text{nC}$
$R_G$	Series Gate Resistance		-	0.9	-	$\Omega$
<b>Drain-Source Diode Characteristics</b>						
$V_{\text{SD}}$	Source to Drain Forward Voltage	$V_{\text{HG}}-V_{\text{PH}}=0\text{V}, I_{\text{SD}} = 2\text{A}$	-	0.7	1.2	V
		$V_{\text{HG}}-V_{\text{PH}}=0\text{V}, I_{\text{SD}} = 20\text{A}$	-	0.8	1.3	
$t_{\text{RR}}$	Reverse Recovery Time	$I_F = 20\text{A}, di_F/dt = 100\text{A}/\mu\text{s}$	-	58	93	ns
$Q_{\text{RR}}$	Reverse Recovery Charge		-	86	137	$\text{nC}$
$t_{\text{RR}}$	Reverse Recovery Time	$I_F = 20\text{A}, di_F/dt = 300\text{A}/\mu\text{s}$	-	48	77	ns
$Q_{\text{RR}}$	Reverse Recovery Charge		-	146	234	$\text{nC}$

Table 5. FDMF2011 MOSFET Electrical Specifications

## Typical Performance Characteristics

$T_j = 25^\circ\text{C}$  unless otherwise noted.




Figure 9. I<sub>DDQ</sub> vs. Supply Voltage(V<sub>DD</sub>)




Figure 10. I<sub>DDQ</sub> vs. Temp.




Figure 11. . I<sub>HBQ</sub> vs. Supply Voltage(V<sub>DD</sub>)




Figure 12. I<sub>HBQ</sub> vs. Temp.




Figure 13. Turn-On Propagation Delay vs. Supply Voltage(V<sub>DD</sub>)




Figure 14. Turn-On Propagation Delay vs. Temp.

## Typical Performance Characteristics (Continued)

$T_j = 25^\circ\text{C}$  unless otherwise noted.




Figure 15. Turn-Off Propagation Delay vs. Supply Voltage( $V_{DD}$ )




Figure 16. Turn-Off Propagation Delay vs. Temp.




Figure 17. Turn-On Rising Time vs. Supply Voltage( $V_{DD}$ )




Figure 18. Turn-On Rising Time vs. Temp.




Figure 19. Turn-Off Falling Time vs. Supply Voltage ( $V_{DD}$ )




Figure 20. Turn-Off Falling Time vs. Temp.

## Typical Performance Characteristics (Continued)

$T_J = 25^\circ\text{C}$  unless otherwise noted.




Figure 21. Output Sourcing Current vs. Supply Voltage( $V_{DD}$ )




Figure 22. Output Sourcing Current vs. Temp.




Figure 23. Output Sinking Current vs. Supply Voltage( $V_{DD}$ )




Figure 24. Output Sinking Current vs. Temp.




Figure 25. High-Level Output Voltage Deviation from the  $V_{BH}(V_{DD})$  vs. Supply Voltage( $V_{DD}$ )




Figure 26. High-Level Output Voltage Deviation from the  $V_{BH}(V_{DD})$  vs. Temp.

## Typical Performance Characteristics (Continued)

$T_j = 25^\circ\text{C}$  unless otherwise noted.




Figure 27. Low-Level Output Voltage Deviation from the  $V_{PH}(V_{SS})$  vs. Supply Voltage( $V_{DD}$ )




Figure 28. Low-Level Output Voltage Deviation from the  $V_{PH}(V_{SS})$  vs. Temp.




Figure 29.  $V_{DD}$  UVLO Threshold Voltage vs. Temp.




Figure 30.  $V_{HB}$  UVLO Threshold Voltage vs. Temp.




Figure 31.  $IN+$   $IN-$  vs. Supply Voltage( $V_{DD}$ )




Figure 32. Input Logic Threshold Voltage vs. Temp.

## Typical Performance Characteristics (Continued)

$T_j = 25^\circ\text{C}$  unless otherwise noted.




Figure 33. Static SOA,  $V_{IN}=80\text{V}$




Figure 34. Static SOA,  $V_{IN}=60\text{V}$




Figure 35. Module Power Loss vs.  $T_{DEAD}$




Figure 36. Module Power Loss vs.  $V_{GS}$




Figure 37. Output Current Vs. Carrier or Modulation Frequency

## Typical Performance Characteristics (Q1 N-Channel)

$T_J = 25^\circ\text{C}$  unless otherwise noted.




Figure 38. On Region Characteristics




Figure 39. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 40. Normalized On Resistance vs. Junction Temperature




Figure 41. On-Resistance vs. Gate to Source Voltage




Figure 42. Transfer Characteristics




Figure 43. Source to Drain Diode Forward Voltage vs. Source Current

## Typical Performance Characteristics (Q1 N-Channel)

$T_j = 25^\circ\text{C}$  unless otherwise noted.




Figure 44. Gate Charge Characteristics




Figure 45. Capacitance vs. Drain to Source Voltage




Figure 46. Maximum Continuous Drain Current vs. Case Temperature




Figure 47. Forward Bias Safe Operating Area




Figure 48. Single Pulse Maximum Power Dissipation

## Typical Performance Characteristics (Q1 N-Channel)

T<sub>j</sub> = 25°C unless otherwise noted.




Figure 49. Junction-to-Case Transient Thermal Response Curve

## Typical Performance Characteristics (Q2 N-Channel)

$T_J = 25^\circ\text{C}$  unless otherwise noted.




Figure 50. On-Region Characteristics




Figure 51. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 52. Normalized On Resistance vs. Junction Temperature




Figure 53. On-Resistance vs. Gate to Source Voltage




Figure 54. Transfer Characteristics




Figure 55. Source to Drain Diode Forward Voltage vs. Source Current

## Typical Performance Characteristics (Q2 N-Channel)

$T_J = 25^\circ\text{C}$  unless otherwise noted.




Figure 56. Gate Charge Characteristics




Figure 57. Capacitance vs. Drain to Source Voltage




Figure 58. Maximum Continuous Drain Current vs. Case Temperature




Figure 59. Forward Bias Safe Operating Area




Figure 60. Single Pulse Maximum Power Dissipation

## Typical Performance Characteristics (Q2 N-Channel)

T<sub>j</sub> = 25°C unless otherwise noted.




Figure 61. Junction-to-Case Transient Thermal Response Curve

## Functional Description

The FDMF2011 is a non-inverting 100V half-bridge Smart Power Stage (SPS) module. The module packages a driver IC die along with pair of equally sized (matched  $R_{DS(ON)}$ ) 100V PowerTrench<sup>TM</sup> N-Channel MOSFETs (Standard gate thresholds refer to **Table 5**).


The FDMF2011 module provides separate power input pins; the power stage input (VIN) and the gate driver input (VDD). The power stage input (VIN) accepts a wide operating from 3V to 80V, while the gate driver input (VDD) requires 10V to 20V. The module accepts TTL compatible inputs (HI/LI) along with anti-cross conduction circuitry to protect against over-lapping PWM (HI/LI) pulses. The module (driver IC) also implements UVLO circuitry in both the VDD-VSS and BOOT-PH power domains.

### Power-Up and UVLO Operation

UVLO circuits are implemented in both the VDD-VSS and HB-PH power domains. During power-up, the VDD-VSS UVLO circuit forces HO and LO low until the VDD supply voltage exceeds the UVLO rising threshold (9.4V typ.). The module (driver IC) will begin responding to PWM pulses once VDD exceeds the UVLO threshold. The UVLO circuit does contain hysteresis (~0.6V) to prevent noise from interfering with normal operation. An additional UVLO circuit is implemented on the HB-PH pins which will hold HO low until HB-PH > (9.4V typ.). The HB-PH UVLO also incorporates hysteresis (~0.6V).

VDD UVLO	BOOT UVLO	Driver State
0	X	Disabled (GH, GL=0)
1	0	GL follows PWM , GH=0
1	1	Enabled (GH/GL follow PWM)

**Table 6. UVLO Truth Table**




**Figure 62. Min/Max UVLO thresholds**

### PWM Input Stage

The FDMF2011 incorporates a PWM input gate drive design, where the low side drive output (LO) and high side drive output (HO) are controlled through independent PWM inputs (LI and HI, respectively).

The module (driver IC) can be used with TTL compatible input signals. The input signals can also be driven with voltage levels that are lower than the VDD supply level. The VDD supply level does NOT affect the input threshold levels (VIH and VIL).



**Figure 63. PWM threshold definitions**


- $V_{IH}$  = PWM trip level to flip state from LOW to HIGH.
- $V_{IL}$  = PWM trip level to flip state from HIGH to LOW.

## Driver Output Stage

The driver IC output stage is designed to drive a pair of N-channel MOSFETs. The driver outputs (LO, HO) are non-inverting and will follow the PWM input commands (LI, HI respectively). The LO and HO outputs are capable of sinking and sourcing up to 0.65/0.35A peak current respectively.

The driver output stage is also capable of providing a rail (VDD) to rail (VSS) output voltage level when driving the Power MOSFETs. Depending on the end application, the output voltage level can be set to aide in optimizing MOSFET and driver IC power losses. The driver output voltage level can also be used to help adjust SW node edge rates.

## Timing Diagram



**Figure 64. PWM Timing Diagram (LI / HI signals)**

## Application Information:

The FDMF2011 is designed as a non-inverting power stage, where the Power MOSFET response (SW node) is designed to follow to HI/LI commands. The device is well-suited to be used in a wide variety of applications, such as: Half and Full-Bridge DC-DC converters, Active Clamp Forward converters, rectifier circuits, and motor drive power stages. However, various applications and topologies can place unique stresses on the module. There are a few basic power-stage requirements needed to ensure proper operation.

### Module Power Dissipation

As previously mentioned, the FDMF2011 is a multi-chip module (MCM). The module consists of three die (HS MOSFET, LS MOSFET and driver IC). Each die dissipates heat in normal operation resulting from power loss. The power MOSFETs can generate power loss from conduction and switching losses while the driver IC dissipates loss from bias, boot diode conduction and from the driver output stage sinking and sourcing power MOSFET gate currents and operating frequency. The amount of heat dissipated by any die is largely dependent on the operating conditions. The close physical placement of the three die inside of the package translates into strong thermal coupling between die. Ideally, a thermal camera should be used to monitor the FDMF2011 during the engineering development phase. This can help ensure the module operates within the absolute maximum ratings specified in this datasheet.

### Operating Modes

The FDMF2011 can reliably operate while driving various load impedances. However, the relatively large number of applications can result in the module operating in various modes. Common applications such as switching power converters and motor drives can place the FDMF2011 into different operating modes. The various operating modes will change the response of the MOSFET voltage and current stresses and power losses as well as the gate driver dead time response. A few operating modes are listed below.

### H-bridge Motor Drive

In this operating mode, it allows bi-directional current flow through motor by enabling diagonal MOSFETs to make current flow in one or the other direction. Inductor current will not tolerate abrupt changes either when charged or discharged and alternate path is required to protect switches during dead-time. The path can be made either MOSFET body-diode conducting as soon as switches are disabled or enabling opposite high-side or low-side switch to carry the recirculation current while avoiding shoot-through. Utilizing MOSFET channel is often much more efficient way to handle the decaying current due to lower conduction power loss than body-diode forward drop loss.




Figure 65. H-bridge motor drive

### FDMF2011 Power Dissipation

The maximum motor drive current can be obtained from estimating total power dissipation of motor driver. There are a number of factors which limit actual current level such as motor rating, driver IC, PCB construction, ambient temperature and given application. All of power dissipation components must be considered to get reliable operation at the specific application. There is obvious power dissipations listed below in single H-bridge motor application.

- Conduction loss – Generally biggest power loss which is dissipated due to the  $R_{DS(ON)}$  and its temperature coefficient must be considered in the calculation

$$P_{COND} = (r_{DS(ON)-HS\_temp} + r_{DS(ON)-LS\_temp}) \cdot I_{OUT}^2$$