

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# FDY2001PZ

# Dual P-Channel (-2.5V) Specified PowerTrench® MOSFET

## **General Description**

This Dual P-Channel MOSFET has been designed using Fairchild Semiconductor's advanced Power Trench process to optimize the  $R_{\text{DS(ON)}} \ @ \ V_{\text{GS}} = -2.5 v.$ 


## **Applications**


Li-Ion Battery Pack



## **Features**

- -150 mA, -20 V  $R_{DS(ON)}=8~\Omega$  @  $V_{GS}=-4.5$  V  $R_{DS(ON)}=12\Omega$  @  $V_{GS}=-~2.5$  V
- ESD protection diode (note 3)
- RoHS Compliant





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
$V_{\text{DSS}}$	Drain-Source Voltage		- 20	V
$V_{GSS}$	Gate-Source Voltage		± 8	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	<b>– 150</b>	mA
	<ul><li>Pulsed</li></ul>		- 1000	
P <sub>D</sub>	Power Dissipation (Steady State)	(Note 1a)	625	mW
		(Note 1b)	446	
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range		-55 to +150	°C

## **Thermal Characteristics**


$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	200	°C/W
Rela	Thermal Resistance, Junction-to-Ambient (Note 1b)	280	

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
В	FDY2001PZ	7 "	8 mm	3000units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics		ı	I	<u> </u>	
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250  \mu\text{A}$	- 20			V
<u>ΔBV<sub>DSS</sub></u> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$ , Referenced to 25°C		16		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V},  V_{GS} = 0 \text{ V}$			-3	μΑ
$I_{GSS}$	Gate-Body Leakage,	$V_{GS} = \pm 8 \text{ V},  V_{DS} = 0 \text{ V}$			± 10	μΑ
On Chara	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	- 0.65	- 1.0	- 1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		-3		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$\begin{split} V_{GS} = & -4.5 \text{ V},  I_D = -150 \text{ mA} \\ V_{GS} = & -2.5 \text{ V},  I_D = -125 \text{ mA} \\ V_{GS} = & -1.8 \text{ V},  I_D = -100 \text{ mA} \\ V_{GS} = & -1.5 \text{ V},  I_D = -30 \text{ mA} \\ V_{GS} = & -4.5 \text{ V},  I_D = -150 \text{ mA}, \\ T_J = & 125^{\circ}\text{C} \end{split}$			8 12 15 20 12	Ω
<b>g</b> FS	Forward Transconductance	$V_{DS} = -5 \text{ V},  I_{D} = -150 \text{ mA}$		0.7		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -10 \text{ V},  V_{GS} = 0 \text{ V},$		100		pF
Coss	Output Capacitance	f = 1.0 MHz		30		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			15		pF
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -10 \text{ V},  I_{D} = -150 \text{ mA},$		6	12	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -4.5 \text{ V},  R_{GEN} = 6 \Omega$		13	23	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			8	16	ns
t <sub>f</sub>	Turn-Off Fall Time			1	2	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = -10 \text{ V},  I_{D} = -150 \text{ mA},$		1.0	1.4	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -4.5 \text{ V}$		0.2		nC
$Q_{\text{gd}}$	Gate-Drain Charge			0.3		nC
Drain-Sc	ource Diode Characteristics	s and Maximum Ratings				
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_{S} = -150 \text{ mA}(\text{Note 2})$		- 0.9	- 1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	$I_F = -150 \text{ mA},$		11		ns
Q <sub>rr</sub>	Diode Reverse Recovery Charge	$dI_F/dt = 100 A/\mu s$		2		nC

Notes:
1. R<sub>0,JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design



200 °C/W when mounted on a 1in² pad of 2 oz copper



- b) 280°C/W when mounted on a minimum pad of 2 oz copper Scale 1 : 1 on letter size paper
- 2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%
- The diode connected between the gate and source serves only as protection againts ESD. No gate overvoltage rating is implied.

FDY2001PZ Rev A www.fairchildsemi.com

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

FDY2001PZ Rev A www.fairchildsemi.com

# **Typical Characteristics**




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.





Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

FDY2001PZ Rev A www.fairchildsemi.com



FDY2001PZ Rev A www.fairchildsemi.com

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ PowerSaver™ **FAST®** ISOPLANAR™ SuperSOT™-6 ActiveArray™  $\mathsf{PowerTrench}^{\circledR}$ SuperSOT™-8 FASTr™ LittleFET™ Bottomless™  $\mathsf{FPS^{\mathsf{TM}}}$ MICROCOUPLER™ QFET<sup>®</sup> SvncFET™ Build it Now™  $MicroFET^{TM}$ QSTM ТСМ™ FRFET™  $\mathsf{TinyLogic}^{\mathbb{B}}$ CoolFET™ MicroPak™ QT Optoelectronics™ GlobalOptoisolator™ TINYOPTO™  $CROSSVOLT^{TM}$ MICROWIRE™ Quiet Series™ GTO™  $\mathsf{DOME}^{\mathsf{TM}}$ RapidConfigure™ TruTranslation™  $MSX^{TM}$ HiSeC™  $\mathsf{UHC^{\mathsf{TM}}}$  $\mathsf{EcoSPARK^{TM}}$ RapidConnect™  $MSXPro^{TM}$ I<sup>2</sup>CTM  $\mathsf{UltraFET}^{\circledR}$ E<sup>2</sup>CMOS<sup>TM</sup>  $OCX^{TM}$ uSerDes™ i-Lo<sup>TM</sup> ScalarPump™ UniFET™ EnSigna™ OCXPro™ ImpliedDisconnect™  $\mathsf{OPTOLOGIC}^{\circledR}$ SILENT SWITCHER®  $VCX^{TM}$ FACT™ IntelliMAXTM OPTOPLANAR™ SMART START™ Wire™ FACT Quiet Series™ PACMAN<sup>TM</sup> SPM<sup>TM</sup> Across the board. Around the world.™ РОРТМ Stealth™ The Power Franchise® Power247™ SuperFET™ Programmable Active Droop™ SuperSOT™-3 PowerEdge™

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition	
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.	

Rev. I18