imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





FIN3385 / FIN3383 / FIN3384 / FIN3386 Low-Voltage 28-Bit Flat Panel Display Link Serializer / Deserializer

Features

- Low Power Consumption
- 20MHz to 85MHz Shift Clock Support
- ±1V Common-Mode Range around 1.2V
- Narrow Bus Reduces Cable Size and Cost
- High Throughput (up to 2.38Gbps)
- Internal PLL with No External Component
- Compatible with TIA/EIA-644 Specification
- 56-Lead TSSOP Package

Description

The FIN3385 and FIN3383 transform 28-bit wide parallel LVTTL (Low-Voltage TTL) data into four serial LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data stream over a separate LVDS link. Every cycle of transmit clock, 28 bits of input LVTTL data are sampled and transmitted.

The FIN3386 and FIN3384 receive and convert the 4/3 serial LVDS data streams back into 28/21 bits of LVTTL data. Refer to Table 1 for a matrix summary of the serializers and deserializers available. For the FIN3385, at a transmit clock frequency of 85MHz, 28-bits of LVTTL data are transmitted at a rate of 595Mbps per LVDS channel. These chipsets solve EMI and cable size problems associated with wide and high-speed TTL interfaces.


Ordering Information

Part Number	Operating Temperature Range	Eco Status	Package	Packing Method
FIN3383MTDX				
FIN3384MTDX	10 to 170°C	RoHS	56-Lead Thin Shrink Small Outline Package	Topo and Dool
FIN3385MTDX		NUHO	(TSSOP), JEDEC MO-153,6.1mm Wide	Tape and Reel
FIN3386MTDX				

Ø For Fairchild's definition of Eco Status, please visit: <u>http://www.fairchildsemi.com/company/green/rohs_green.html</u>.

Table 1. Display Panel Link Serializer / Deserializer Chip Matrix

Part	CLK Frequency	LVTTL In	LVDS Out	LVDS In	LVTTL Out	Package
FIN3385	85	28	4			
FIN3383	66	28	4			56 TSSOP
FIN3386	85			4	28	50 1330F
FIN3384	66			4	28	



Transmitters

Pin Configuration

v _{cc} –	1	56 — TxIn4
TxIn5 —	2	55 — TxIn3
Txin6 —	3	54 — TxIn2
Txin7 —	4	53 — GND
GND -	5	52 — TxIn 1
TxIn8 —	6	51 — TxIn0
Txin9 —	7	50 — TxIn27
Txin 10 🗕	8	49 LVDS GND
v _{cc} –	9	48 — TxOut 0-
Txin 11 🗕	10	47 — TxOut 0+
Txin 12 🗕	11	46 — TxOut 1-
Txin 13 🗕	12	45 — TxOut1+
GND -	13	44 LVDS VCC
Txin 14 🗕	14	43 LVDS GND
Txin 15 🗕	15	42 TxOut 2-
Txin16 —	16	4 1 — TxOut 2+
R_FB —	17	40 TxCLKOut-
Txin 17 🗕	18	39 — TxCLKOut+
Txin 18 🗕	19	38 — TxOut3-
Txin 19 🗕	20	37 — TxOut 3+
GND -	21	36 🗕 LVDS GND
TxIn20 🗕	22	35 — PLL GND
Txin21 🗕	23	34 - PLL VCC
TxIn22 —	24	33 🗕 PLL GND
TxIn23 🗕	25	32 - PwrDn
v _{cc} –	26	31 — TxCLKIn
TxIn24 —	27	30 — TxIn26
TxIn25 —	28	29 🗕 GND

Figure 3. FIN3383 and FIN3385 (28:4 Transmitter) Pin Assignment

Pin Definitions

Truth Table

ĺ		Inputs	Outputs		
	TxIn	TxCLKIn	/PwrDn ⁽¹⁾	TxOut±	TxCLKOut±
	Active	Active	HIGH	LOW/ HIGH	LOW/ HIGH
	Active	LOW/ HIGH/ High Impedance	HIGH	LOW/ HIGH	Don't Care ⁽²⁾
ĺ	Floating	Active	HIGH	LOW	LOW/ HIGH
	Floating	Floating	HIGH	LOW	Don't Care ⁽²⁾
	Don't Care	Don't Care	LOW	High Impedance	High Impedance

Notes:

- 1. The outputs of the transmitter or receiver remains in a high-impedance state until V_{CC} reaches 2V.
- TxCLKOut± settles at a free-running frequency when the part is powered up, /PwrDn is HIGH, and the TxCLKIn is a steady logic level (LOW / HIGH / High-Impedance).

Pin Names	I/O Types	Number of Pins	Description of Signals
TxIn	I	28/21	LVTTL Level Input
TxCLKIn		1	LVTTL Level Clock Input, the rising edge is for data strobe
TxOut+	0	4/3	Positive LVDS Differential Data Output
TxOut-	0	4/3	Negative LVDS Differential Data Output
TxCLKOut+	0	1	Positive LVDS Differential Clock Output
TxCLKOut-	0	1	Negative LVDS Differential Clock Output
R_FB	L	1	Rising Edge Data Strobe: Assert HIGH (V _{CC}) Falling Edge Data Strobe: Assert LOW (Ground)
/PwrDn		1	LVTTL Level Power-Down Input Assertion (LOW) puts the outputs in high-impedance state
PLL Vcc	I	1	Power Supply Pin for PLL
PLL GND	I	2	Ground Pins for PLL
LVDS V _{CC}	I	1	Power Supply Pin for LVDS Output
LVDS GND	I	3	Ground Pins for LVDS Output
V _{CC}	I	3	Power Supply Pins for LVTTL Input
GND	I	5	Ground Pin for LVTTL Input

Receivers			
Pin Configur	ation		
		RxOut22 - 1	56 - Vcc
		RxOut23 - 2	55 — RxOut21
		RxOut24 - 3	54 - RxOut20
		GND - 4	53 — RxOut19
		RxOut25 — 5	52 — GND
		RxOut26 - 6	51 — RxOut 18
		RxOut27 - 7	50 — RxOut 17
		LVDS GND - 8	49 — RxOut16
		Rxin0- 9	
		Rxin 0+ — 10 Rxin 1- — 11	47 — RxOut15 46 — RxOut14
		RxIn 1+ - 12	45 — RxOut13
		LVDS VCC - 13	44 — GND
		LVDS GND - 14	43 — RxOut12
		RxIn 2- 15	42 — RxOut 11
		RxIn2+ - 16	41 — RxOut10
		RxCLK In- 17	40 - V _{CC}
		RxCLK In+ - 18	39 — RxOut9
		Rxin 3- 19	38 — RxOut8
		Rxin 3+ - 20 LVDS GND - 21	37 — RxOut7 36 — GND
		PLL GND - 22	35 — RxOut 6
		PLL V _{CC} 23	34 — RxOut 5
		PLL GND - 24	33 — RxOut 4
		PwrDn 🗕 25	32 — RxOut 3
		RxCLK — 26	31 - Vcc
		RxOut0 - 27	30 — RxOut2
		GND — 28	29 — RxOut1
	Figure 4	I. FIN3386 and FIN3384(28:4 Receiver) Pin Assignment
Pin Definitio	ns		
Pin Names	I/O Types	Number of Pins	Description of Signals
RxIn	I	4/3	Negative LVDS Differential Data Output
RxIn+	Ι	4/3	Positive LVDS Differential Data Output
RxCLKIn-	I	1	Negative LVDS Differential Data Input
RxCLKIn+	I	1	Positive LVDS Differential Clock Input
RxOut	0	28/21	LVTTL Level Data Output, goes HIGH for /PwrDn LOW
RxCLKOut-	0	1	LVTTL Clock Output
/PwrDn	I	1	LVTTL Level Input. Refer to Transmitter and Receiver Power-Up and Power-Down Operation Truth Table
PLL Vcc		1	Power Supply Pin for PLL

PLL GND

 $\mathsf{LVDS}\;\mathsf{V}_{\mathsf{CC}}$

LVDS GND

 V_{CC}

GND

I

I

L

I

I

Ground Pins for PLL

Power Supply Pin for LVDS Input

Power Supply for LVTTL Output

Ground Pins for LVTTL Output

Ground Pins for LVDS Input

2

1

3

4

5

Transmitter and Receiver Power-Up / Power-Down Operation Truth Tables

The outputs of the transmitter remain in the high-impedance state until the power supply reaches 2V. The following table shows the operation of the transmitter during power-up and power-down and operation of the /PwrDn pin.

Transmitter

		PwrDn	Normal			
V _{CC}	<2V	>2V	>2V	>2V	>2V	>2V
TxIN	Don't Care	Don't Care	Active	Active		
TxOUT	High Impedance	High Impedance	Active	Don't Care		
TxCLKIn	Don't Care	Don't Care	Active	LOW/HIGH/ High Impedance		
TxCLKOut±	High Impedance	High Impedance	Active	Note 3		
/PwrDn	LOW	LOW	HIGH	HIGH	HIGH	

Notes:

3. If the transmitter is powered up, /PwrDn is inactive HIGH, and the clock input goes to any state LOW, HIGH, or high-impedance; the internal PLL goes to a known low frequency and stays until the clock starts normal operation again.

Receiver

		/PwrDn				
RxIn±	Don't Care	Don't Care	Active	Active	Note 4	Note 4
RxOut	High Impedance	LOW	LOW/HIGH	Last Valid State	HIGH	Last Valid State
RxCLKIn±	Don't Care	Don't Care	Active	Note 4	Note 4	Note 4
RxCLKOut	High Impedance	Note 5	Active	Note 5	Note 5	Note 5
/PwrDn	LOW	LOW	HIGH	HIGH	HIGH	HIGH
Vcc	<2V	<2V	<2V	<2V	<2V	<2V

Notes:

4. If the input is terminated and un-driven (high-impedance) or shorted or open (fail-safe condition).

- 5. For /PwrDn or fail-safe condition the RxCLKOut pin goes LOW for Panel Link devices and HIGH for channel link devices.
- 6. Shorted means (± inputs are shorted to each other, or ± inputs are shorted to each other and ground or V_{CC} , or either ± inputs are shorted to ground or V_{CC}) with no other current/voltage sources (noise) applied. If the V_{ID} is still in the valid range (greater than 100mV) and V_{CM} is in the valid range (0V to 2.4V), the input signal is still recognized and the part responds normally.

FIN3385/FIN3383/FIN3384/FIN3386 — Low-Voltage 28-Bit Flat Panel Display Link Serializer / Deserializer

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit	
V _{CC}	Power Supply Voltage		-0.3	+4.6	V
V _{ID_TTL}	TTL/CMOS Input/Output Voltage	1	-0.5	+4.6	V
V _{IO_LVDS}	LVDS Input/Output Voltage	-0.3	+4.6	V	
I _{OSD}	LVDS Output Short-Circuit Curre	Conti	Continuous		
T _{STG}	Storage Temperature Range		-65	+150	°C
TJ	Maximum Junction Temperature			+150	°C
TL	Lead Temperature, Soldering, 4	Seconds		+260	°C
	Human Body Model, JESD22-	I/O to GND		>10.0	kV
ESD	A114 (1.5kΩ,100pF)	All Pins		>6.5	κV
	Machine Model, JESD22-A115 (>400	V	

Note:

7. Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	3.0	3.6	V
T _A	Operating Temperature	-10	+70	°C
V _{CCNPP}	Maximum Supply Noise Voltage ⁽⁸⁾		100	mV _{PP}

Note:

8. 100mV V_{CC} noise should be tested for frequency at least up to 2MHz. All the specifications should be met under such a noise.

Transmitter DC Electrical Characteristics

Typical values are at $T_A=25^{\circ}$ C and with $V_{CC}=3.3V$; minimum and maximum are at over supply voltages and operating temperatures ranges, unless otherwise specified.

Symbol	Parameter	Cond	itions	Min.	Тур.	Max.	Units
Transmitter	LVTTL Input Characteristics	1		1		1	I
VIH	Input HIGH Voltage			2.0		Vcc	V
VIL	Input LOW Voltage			GND		0.8	V
VIK	Input Clamp Voltage	I _{IK} =-18mA			-0.79	-1.50	V
	legent Convert	V _{IN} =0.4V t	o 4.6V		1.8	10.0	
l _{iN}	Input Current	V _{IN} =GND		-10	0		μA
ransmitter	LVDS Output Characteristics ⁽⁹⁾						
V _{OD}	Output Differential Voltage			250		450	mV
ΔV_{OD}	V _{OD} Magnitude Change from Differential LOW-to-HIGH	R _L =100Ω,	B1000			35	mV
Vos	Offset Voltage	Figure 5		1.125	1.250	1.375	V
ΔV_{OS}	Offset Magnitude Change from Differential LOW-to-HIGH				25		mV
I _{OS}	Short-Circuit Output Current	V _{OUT} =0V			-3.5	-5.0	mA
I _{OZ}	Disabled Output Leakage Current	DO=0V to /PwrDn=0			±1	±10	μA
ransmitter	Supply Current						
			32.5MHz		31.0	49.5	
	28:4 Transmitter Power Supply Current	R _L =100Ω	40MHz		32.0	55.0	1
Іссит	for Worst-Case Pattern (with Load) ⁽¹⁰⁾	Figure 8	66MHz		37.0	60.5	mA
			85MHz		42.0	66.0	
ICCPDT	Powered-Down Supply Current	/PwrDn=0.	.8V		10.0	55.0	μA
			32.5MHz		29.0	41.8	
1	28:4 Transmitter Supply Current for 16	Figure	40MHz		30.0	44.0	m۸
ICCGT	Grayscale ⁽¹⁰⁾	Figure 23 ⁽¹¹⁾	66MHz		35.0	49.5	- mA
			85MHz		39.0	55.0]

Notes:

 Positive current values refer to the current flowing into device and negative values means current flowing out of pins. Voltages are referenced to ground unless otherwise specified (except ΔV_{OD} and V_{OD}).

10. The power supply current for both transmitter and receiver can vary with the number of active I/O channels.

11. The 16-grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical strips across the display.

Transmitter AC Electrical Characteristics

Typical values are at $T_A=25^{\circ}C$ and with $V_{CC}=3.3V$; minimum and maximum are at over supply voltages and operating temperatures ranges, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
t _{TCP}	Transmit Clock Period		11.76	Т	50.00	ns
t _{TCH}	Transmit Clock (TxCLKIn) HIGH Time	Figure 9	0.35	0.50	0.65	Т
t _{TCL}	Transmit Clock LOW Time		0.35	0.50	0.65	Т
t _{CLKT}	TxCLKIn Transition Time (Rising and Falling)	(10% to 90%) Figure 10	1.0		6.0	ns
tJI⊤	TxCLKIn Cycle-to-Cycle Jitter				3.0	
t _{XIT}	TxIn Transition Time		1.5		6.0	ns
DS Trans	mitter Timing Characteristics					
t _{тLH}	Differential Output Rise Time (20% to 80%)	Figure 0		0.75	1.50	ns
t _{THL}	Differential Output Fall Time (20% to 80%)	Figure 8		0.75	1.50	ns
t _{stc}	TxIn Setup to TxCLNIn	Figure 9	2.5			ns
tнтс	TxIn Holds to TxCLNIn	f=85MHz	0			ns
t _{TPDD}	Transmitter Power-Down Delay	Figure 14 ⁽¹²⁾			100	ns
tтсср	Transmitter Clock Input to Clock Output Delay	$(T_A=25^{\circ}C \text{ and})$ with V _{CC} =3.3V) Figure 13	2.8	5.5	6.8	ns
ransmitter	Output Data Jitter (f=40MHz) ⁽¹³⁾				•	
t _{TPPB0}	Transmitter Output Pulse Position of Bit 0		-0.25	0	0.25	ns
t _{TPPB1}	Transmitter Output Pulse Position of Bit 1		a-0.25	а	a+0.25	ns
t _{TPPB2}	Transmitter Output Pulse Position of Bit 2	Figure 20	2a-0.25	2a	2a+0.25	ns
t _{TPPB3}	Transmitter Output Pulse Position of Bit 3	$a = \frac{1}{f \times 7}$	3a-0.25	3a	3a+0.25	ns
t _{TPPB4}	Transmitter Output Pulse Position of Bit 4	$a = \frac{f \times 7}{f \times 7}$	4a-0.25	4a	4a+0.25	ns
t _{TPPB5}	Transmitter Output Pulse Position of Bit 5		5a-0.25	5a	5a+0.25	ns
t _{TPPB6}	Transmitter Output Pulse Position of Bit 6		6a-0.25	6a	6a+0.25	ns
ransmitter	Output Data Jitter (f=65MHz) ⁽¹³⁾				1	
t _{TPPB0}	Transmitter Output Pulse Position of Bit 0		-0.2	0	0.2	ns
t _{TPPB1}	Transmitter Output Pulse Position of Bit 1	-	a-0.2	а	a+0.2	ns
t _{TPPB2}	Transmitter Output Pulse Position of Bit 2	Figure 20	2a-0.2	2a	2a+0.2	ns
t _{TPPB3}	Transmitter Output Pulse Position of Bit 3	$a = \frac{1}{f \times 7}$	3a-0.2	3a	3a+0.2	ns
t _{TPPB4}	Transmitter Output Pulse Position of Bit 4	f × 7	4a-0.2	4a	4a+0.2	ns
t _{TPPB5}	Transmitter Output Pulse Position of Bit 5		5a-0.2	5a	5a+0.2	ns
t _{TPPB6}	Transmitter Output Pulse Position of Bit 6		6a-0.2	6a	6a+0.2	ns

Continued on following page...

Transmitter AC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified.

Transmitter	^r Output Data Jitter (f=85MHz) ⁽¹³⁾					
t _{TPPB0}	Transmitter Output Pulse Position of Bit 0		-0.2	0	0.2	ns
t _{TPPB1}	Transmitter Output Pulse Position of Bit 1		a-0.2	а	a+0.2	ns
t _{TPPB2}	Transmitter Output Pulse Position of Bit 2 Figure 20		2a-0.2	2a	2a+0.2	ns
t _{TPPB3}	Transmitter Output Pulse Position of Bit 3	$a = \frac{1}{f \times 7}$	3a-0.2	3a	3a+0.2	ns
t _{TPPB4}	Transmitter Output Pulse Position of Bit 4	f × 7	4a-0.2	4a	4a+0.2	ns
t _{TPPB5}	Transmitter Output Pulse Position of Bit 5		5a-0.2	5a	5a+0.2	ns
t _{TPPB6}	Transmitter Output Pulse Position of Bit 6		6a-0.2	6a	6a+0.2	ns
	FIN3385	f=40MHz		350	370	
tJCC	Transmitter Clock Out Jitter, Cycle-to-Cycle Figure 20	f=65MHz		210	230	ps
		f=85MHz		110	150	
t _{TPLLS}	Transmitter Phase Lock Loop Set Time ⁽¹⁴⁾	Figure 26 ⁽¹³⁾			10	ms

Notes:

12. Outputs of all transmitters stay in 3-STATE until power reaches 2V. Clock and data output begins to toggle 10ms after V_{CC} reaches 3V and /PwrDn pin is above 1.5V.

13. This output data pulse position works for both transmitters for TTL inputs, except the LVDS output bit mapping difference (see Figure 18). Figure 20 shows the skew between the first data bit and clock output. A two-bit cycle delay is guaranteed when the MSB is output from transmitter.

14. This jitter specification is based on the assumption that PLL has a reference clock with cycle-to-cycle input jitter of less than 2ns.

Receiver DC Electrical Characteristics

Typical values are at T_A=25°C and with V_{CC}=3.3V. Minimum and maximum values are over supply voltage and operating temperature ranges unless otherwise specified. Positive current values refer to the current flowing into device and negative values means current flowing out of pins. Voltages are referenced to ground unless otherwise specified (except ΔV_{OD} and V_{OD}).

Symbol	Parameter	Conditi	ons	Min.	Тур.	Max.	Units
VTTL/CM	IOS DC Characteristics		0		L		
V _{IH}	Input High Voltage			2.0		V _{CC}	V
VIL	Input Low Voltage			GND		0.8	V
V _{OH}	Output High Voltage	I _{OH} =-0.4mA		2.7	3.3		V
V _{OL}	Output Low Voltage	I _{OL} =2mA			0.06	0.30	V
VIK	Input Clamp Voltage	I _{IK} =-18mA			-0.79	-1.50	V
I _{IN}	Input Current	V _{IN} =0V to 4.6V		-10		10	μA
I _{OFF}	Input/Output Power-Off Leakage Current	V _{CC} =0V, All LVTTL Inputs / Outputs 0V to 4.6V				±10	μA
los	Output Short-Circuit Current	V _{OUT} =0V			-60	-120	mA
Receiver l	LVDS Input Characteristics				1		
V _{TH}	Differential Input Threshold HIGH	Figure 6, Table 2				100	mV
V _{TL}	Differential Input Threshold LOW	Figure 6, Table 2		-100			mV
VICM	Input Common Mode Range	Figure 6, Table 2		0.05		2.35	V
	V _{IN} =2.4V, V _{CC} =3.6V or 0V				±10		
I _{IN}	Input Current	V _{IN} =0V, V _{CC} =3.6V o	r OV			±10	μA
Receiver S	Supply Current						
	4:28 Receiver Power Supply		32.5MHz			70	
Iccwr	Current for Worst Case Pattern with Load ⁽¹⁵⁾		40MHz			75	
	3:21 Receiver Power Supply Current for Worst Case Pattern with Load ⁽¹⁵⁾	$C_L=8pF$, Figure 7	66MHz			114	mA
			85MHz			135	
00111			32.5MHz		49	60	
			40MHz		53	65	
			66MHz		78	100	
		85MHz			90	115	
ICCPDT	Powered-Down Supply Current	/PwrDn=0.8V (RxOut stays LOW)			NA	55	μA

Receiver DC Electrical Characteristics (Continued)

Typical values are at $T_A=25^{\circ}$ C and with $V_{CC}=3.3$ V; minimum and maximum are at over supply voltages and operating temperatures ranges, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
t _{RCOP}	Receiver Clock Output (RxCLKOut) Period		11.76	Т	50.00	
t _{RCOL}	RxCLKOut LOW Time	Figure 12	4.0	5.0	6.0	ns
t _{RCOH}	RxCLKOut HIGH Time	Rising Edge Strobe	4.5	5.0	6.5	ns
t _{RSRC}	RxOut Valid Prior to RxCLKOut		3.5			ns
t _{RHRC}	RxOut Valid After RxCLKOut		3.5			ns
t _{ROLH}	Output Rise Time (20% to 80%)	C∟=8pF, Figure 8		2.0	3.5	ns
t _{ROHL}	Output Rise Time (80% to 20%)			1.8	3.5	115
tRCCD	Receiver Clock Input to Clock Output Delay ⁽¹⁶⁾	$T_A=25^{\circ}C$ and $V_{CC}=3.3V$ Figure 24	3.5	5.0	7.5	ns
t _{RPPD}	Receiver Power-Down Delay	Figure 17			1.0	μs
t _{RSPB0}	Receiver Input Strobe Position of Bit 0		0.49	0.84	1.19	ns
t _{RSPB1}	Receiver Input Strobe Position of Bit 1		2.17	2.52	2.87	ns
t _{RSPB2}	Receiver Input Strobe Position of Bit 2		3.85	4.20	4.55	ns
t _{RSPB3}	Receiver Input Strobe Position of Bit 3	Figure 21	5.53	5.88	6.23	ns
t _{RSPB4}	Receiver Input Strobe Position of Bit 4		7.21	7.56	7.91	ns
t _{RSPB5}	Receiver Input Strobe Position of Bit 5		8.89	9.24	9.59	ns
t _{RSPB6}	Receiver Input Strobe Position of Bit 6		10.57	10.92	11.27	ns
t _{RSKM}	RxIN Skew Margin ⁽¹⁷⁾	Figure 21	290			ps
t _{RPLLS}	Receiver Phase Lock Loop Set Time	Figure 21		10		ms

Notes:

15. The power supply current for the receiver can be different with the number of I/O channels.

16. Total channel latency from serializer to deserializer is $(T + t_{TCCD})$. There is a clock period.

17. Receiver skew margin is defined as the valid sampling window after considering potential setup/hold time and minimum/maximum bit position.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
t _{RCOP}	Receiver Clock Output (RxCLKOut) Period	Figure 12	15	Т	50	ns	
t _{RCOL}	RxCLKOut LOW Time		10.0	11.0			
t _{RCOH}	RxCLKOut HIGH Time	Figure 12 Rising Edge Strobe	10.0	12.2		nc	
t _{RSRC}	RxOUT Valid Prior to RxCLKOut	f=40MHz	6.5	11.6		ns	
t _{RHRC}	RxOUT Valid After RxCLKOut		6.0	11.6			
t _{RCOL}	RxCLKOut LOW Time		5.0	6.3	9.0		
t _{RCOH}	RxCLKOut HIGH Time	Figure 12	5.0	7.6	9.0	ns	
t _{RSRC}	RxOUT Valid Prior to RxCLKOut	Rising Edge Strobe ⁽¹⁸⁾ f=66MHz	4.5	7.3			
t _{RHRC}	RxOUT Valid After RxCLKOut		4.0	6.3			
t _{ROLH}	Output Rise Time (20% to 80%)	C _L =8pF ⁽¹⁸⁾		2.0	5.0		
t _{ROHL}	Output Fall Time (20% to 80%)	Figure 12		1.8	5.0	ns	
t _{RCCD}	Receiver Clock Input to Clock Output Delay ⁽¹⁹⁾	Figure 14 $T_A=25^{\circ}C$ and $V_{CC}=3.3v$	3.5	5.0	7.5	ns	
t _{RPDD}	Receiver Power-Down Delay	Figure 17			1.0	μs	
t _{RSPB0}	Receiver Input Strobe Position of Bit 0		1.00	1.40	2.15		
t _{RSPB1}	Receiver Input Strobe Position of Bit 1		4.5	5.0	5.8	ns	
t _{RSPB2}	Receiver Input Strobe Position of Bit 2		8.10	8.50	9.15		
t _{RSPB3}	Receiver Input Strobe Position of Bit 3	Figure 21 f=40MHz	11.6	11.9	12.6		
t _{RSPB4}	Receiver Input Strobe Position of Bit 4		15.1	15.6	16.3		
t _{RSPB5}	Receiver Input Strobe Position of Bit 5		18.8	19.2	19.9		
t _{RSPB6}	Receiver Input Strobe Position of Bit 6		22.5	22.9	23.6		
t _{RSPB0}	Receiver Input Strobe Position of Bit 0		0.7	1.1	1.4		
t _{RSPB1}	Receiver Input Strobe Position of Bit 1		2.9	3.3	3.6		
t _{RSPB2}	Receiver Input Strobe Position of Bit 2		5.1	5.5	5.8	ns	
t _{RSPB3}	Receiver Input Strobe Position of Bit 3	Figure 21 f=66MHz	7.3	7.7	8.0		
t _{RSPB4}	Receiver Input Strobe Position of Bit 4		9.5	9.9	10.2		
t _{RSPB5}	Receiver Input Strobe Position of Bit 5		11.7	12.1	12.4		
t _{RSPB6}	Receiver Input Strobe Position of Bit 6	1	13.9	14.3	14.6	1	
		f=40MHz, Figure 21	490				
t _{RSKM}	RxIn Skew Margin ⁽²⁰⁾	f=66MHz, Figure 21	400			ps	
t _{RPLLS}	Receiver Phase Lock Loop Set Time	Figure 15			10.0	ms	


Receiver AC Electrical Characteristics (66MHz)


Notes:


18. For the receiver with falling-edge strobe, the definition of setup/hold time is slightly different from the one with rising-edge strobe. The clock reference point is the time when the clock falling edge passes through 2V. For hold time tRHRC, the clock reference point is the time when falling edge passes through +0.8V.


19. Total channel latency from serializer to deserializer is (T + t_{CCD}) (2•T + t_{RCCD}). There is the clock period.

20. Receiver skew margin is defined as the valid sampling window after considering potential setup/hold time and minimum / maximum bit position.










FIN3385/FIN3383/FIN3384/FIN3386 — Low-Voltage 28-Bit Flat Panel Display Link Serializer / Deserializer


Figure 19. 21 Parallel LVTTL Inputs Mapped to Three Serial Outputs


Note:


24. This output date pulse position works for both transmitters with 21 TTL inputs, except the LVDS output bit mapping difference. Two-bit cycle delay is guaranteed with the MSB is output from transmitter.




FIN3385/FIN3383/FIN3384/FIN3386 — Low-Voltage 28-Bit Flat Panel Display Link Serializer / Deserializer









DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Datasheet Identification Product Status		Definition			
Advance Information	Formati∨e / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			

Rev. 141

FIN3385/FIN3383/FIN3384/FIN3386

Low-Voltage 28-Bit Flat Panel Display Link Serializer / Deserializer