imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FL7740

Constant-Voltage Primary-Side-Regulation PWM Controller for Power Factor Correction

The FL7740 provides accurate CV regulation in the steady state with differentiated dynamic function to minimize overshoot and undershoot of output voltage in line and load transient condition. Standby power is less than 0.3 W for smart lighting application and power factor is higher than 0.9 even at half load condition when enabling PF optimizer for wide output power scalability.

Startup time is less than 0.2 sec with built-in high voltage startup circuit and output voltage quickly reaches to the target CV level by loop gain transition technique during startup.

Various protections such as over load, output diode short, sensing resistor short, output short and output over voltage protection guarantee high system reliability.

Features

- Wide universal input range (90 $V_{AC} \sim 305 V_{AC}$)
- Precise CV regulation in the steady state : $< \pm 3 \%$
- CV regulation in the load transient : $< \pm 10 \%$
- Overshoot-less fast HV start up time (< 0.2 sec)
- Low standby power
- PF higher than 0.9 at high-line and half load by PF optimizer
- Pulse-by-pulse current limit
- Output short protection
- Output over voltage protection
- Output diode short protection
- Sensing resistor short & open protection
- Over load protection

Typical Applications

- LED Lighting System
- AC-DC Adapters, TVs, Monitors
- Off Line Appliances Requiring Power Factor Correction




ON Semiconductor[®]


www.onsemi.com











ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.




Figure 1. Application Schematic




Figure 2. Simplified Block Diagram

PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Function	Description
1	VDD	IC Supply	IC operating current and MOSFET driving current are supplied using this pin.
2	GND	Ground	Controller ground pin.
3	GATE	PWM Driver Output	This pin uses the internal totem-pole output driver to drive the power MOSFET.
4	CS	Current Sense	Connected to a current sense resistor to detect the MOSFET current for pulse-by- pulse current limit.
5	VS	Voltage Sense	This pin is connected to the auxiliary winding of the transformer via a resistor divider to detect the output voltage.
6	PF	Power Factor	This pin is connected to a resistor to optimize power factor.
7	BIAS	Internal Circuit BIAS	Bypass pin for the internal supply, which powers all control circuitry on the IC.
8	COMV	Loop Compensation	This pin is connected to a capacitor between COMV and GND for compensation.
9	NC	No Connection	
10	HV	High Voltage	This pin is connected to the rectified input voltage via a resistor for fast startup.

MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
HV Pin Voltage Range	V _{HV(MAX)}	560	V
VDD, GATE Pin Voltage Range	V _{MV(MAX)}	-0.3 to 30	V
COMV, PF, BIAS, VS, CS Pin Voltage Range	V _{LV(MAX)}	-0.3 to 6	V
VS, CS Pin Negative Pulse Voltage at I_{LV} < 0.2 A and t_{PULSE} < 300 ns	V _{LV(PULSE)}	-1.5	V
Maximum Power Dissipation (T _A < 50°C)	P _{D(MAX)}	663	mW
Maximum Junction Temperature	T _{J(max)}	150	°C
Storage Temperature Range	T _{STG}	-55 to 150	°C
Junction-to-Ambient Thermal Impedance	R _{eja}	158	°C/W
Junction-to-Case Thermal Impedance	R _{eJC}	39	°C/W
ESD Capability, Human Body Model (Note 3)	ESD _{HBM}	2	kV
ESD Capability, Charged Device Model (Note 3)	ESD _{CDM}	2	kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe 1.

2. Operating parameters.

This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114) ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115) 3.

Latchup Current Maximum Rating: ≤150 mA per JEDEC standard: JESD78

RECOMMENDED OPERATING RANGES (Note 4)

Rating	Symbol	Min	Max	Unit		
Ambient Temperature	T _A	-40	125	°C		
4 Exactional constinuation does the statement list dia the December of a statement is not involved. Extended construction to statement						


4. Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.


ELECTRICAL CHARACTERISTICS $V_{DD} = 18$ V and $T_J = -40 \sim 125^{\circ}$ C unless otherwise specified


Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
VDD Section	•		1			
Turn-On Threshold Voltage		V _{DD-ON}	14.5	16.0	17.5	V
Turn-Off Threshold Voltage	Off Threshold Voltage		6.75	7.75	8.75	V
Operating Current	$C_{LOAD} = 1 \text{ nF}, V_{DD} = 18V$	I _{DD-OP}	3	5	6.5	mA
Operating Current during Auto Restart		I _{DD-AR}	0.3		1	mA
V _{DD} Over-Voltage-Protection		V _{DD-OVP}	24	25	26	V
V _{BIAS} Voltage		V _{BIAS}	4.85	5.00	5.15	V
GATE Section						
Output Voltage Low		V _{OL}			0.2	V
Output Voltage High	V _{DD} = 18 V	V _{OH}	17.8			V
Peak Sourcing Current	Design guaranteed $C_{LOAD} = 1 \text{ nF}, V_{DD} = 20 \text{ V}$ $C_{LOAD} = 1 \text{ nF}, V_{DD} = 23 \text{ V}$	I _{source}		180 210		mA
Peak Sinking Current	Design guaranteed $C_{LOAD} = 1 \text{ nF}, V_{DD} = 20 \text{ V}$ $C_{LOAD} = 1 \text{ nF}, V_{DD} = 23 \text{ V}$	l _{sink}		385 435		mA
Rising Time	C _{LOAD} = 1 nF	tr	110	150	190	ns
Falling Time	C _{LOAD} = 1 nF	t _f	40	60	80	ns
IV Section						
Supply Current From HV Pin	$V_{HV} = 560 \ V, \ V_{DD} = 0 \ V$	I _{HV}	3		9	mA
Leakage Current after Startup	akage Current after Startup			1	10	μA
JFET Regulation Time at Startup	Design guaranteed	t _{R-JFET}	400	500	600	ms
V_{DD} High Limit during JFET Regulation		V _{DD-JFET-HL}	17.5	19.0	20.5	V
V_{DD} Low Limit during JFET Regulation		V _{DD-JFET-LL}	15.5	17.0	18.5	V
PWM Section						
Min. Turn-on Time Min. Limit	Design guaranteed	T _{ON-MIN-MIN}		0.40		μs
Min. Turn-on Time Max. Limit	Design guaranteed	T _{ON-MIN-MAX}		2.0		μs
Max. Turn-on Time	Design guaranteed	T _{ON-MAX}		23.3		μs
Oscillator Section						
Max. Frequency		f _{MAX}	60	65	70	kHz
Min. Frequency		f _{MIN}	0.72	0.80	0.88	kHz
Current Sense Section	•					
ding-Edge Blanking Time Design guaranteed		t _{LEB}		300		ns
Propagation Delay to GATE	Design guaranteed	t _{PD}	50	100	150	ns
Voltage Sense Section	•					
t _{DIS} Blanking Time at VS Sampling	anking Time at VS Sampling Design guaranteed		0.95	1.00	1.05	μs
VS Clamping Voltage		V _{VS-CLAMP}				V
	I _{vs} =1 mA I _{vs} =10 μA		-0.1		0.35	
Feedback Section	μν5-το μπ				0.00	
Reference voltage		V _{REF}	3.465	3.5	3.535	V
		V REF	0.400	0.0	0.000	v


ELECTRICAL CHARACTERISTICS (CONTINUED)

CV Regulation Tolerance $V_{VS} = 3.5 \text{ V}, T_{J} = 25 ^{\circ}\text{C}$ $CV_{\text{HEGULATION}}$ -0.7 $+0.7$ Transconductance 9M 16 20 24 COMV Sink Current $V_{VS} = 4 \text{ V}$ Icomv.smk 8 10 12 COMV Sink Current $V_{VS} = 4 \text{ V}$ Icomv.source 8 10 12 COMV Source Current $V_{VS} = 3 \text{ V}$ Icomv.source 8 10 12 COMV Source Current $V_{VS} = 3 \text{ V}$ Icomv.source 8 10 12 COMV Ligh Voltage $V_{COMV-HAH}$ 4.7 Icomv.source 8 10 12 COMV Low Voltage $V_{COMV-HAH}$ 4.7 Icomv.source 10.0 15 Start Sequence Section Start Sequence Section Isort.start 2 Icomv.source 100 Icomv.source 100 Icomv.source 100 Icomv.source 100 Icomv.source Icomv.source 100 Icomv.source Icomv.source Icomv.source Icomv.source Icomv.source Icomv.source <td< th=""><th>% μmh μA ν ν ν ν ms ms ms</th></td<>	% μmh μA ν ν ν ν ms ms ms
V _{VS} = 3.5 V, T _J = -40~125 °C -1.2 +1.2 Transconductance g _M 16 20 24 COMV Sink Current V _{VS} = 4 V IcomV-SINK 8 10 12 COMV Source Current V _{VS} = 3 V IcomV-SOURCE 8 10 12 COMV High Voltage V _{COMV-HGH} 4.7 IcomV-SOURCE 8 10 12 COMV Low Voltage V _{COMV-HGH} 4.7 IcomV-SOURCE 8 10 12 COMV Low Voltage V _{COMV-HGH} 4.7 IcomV-SOURCE 8 10 12 COMV Low Voltage V _{COMV-HGH} 4.7 IcomV-SOURCE 0.1 11 Start Start Time Design guaranteed tsort.start 2 0.1 100 100 100 100 12 100 <	μΑ μΑ V V ms ms
Transconductance g_M 16 20 24 COMV Sink Current Vvs = 4 V Icomv.snik 8 10 12 COMV Source Current Vvs = 3 V Icomv.source 8 10 12 COMV Source Current Vvs = 3 V Icomv.source 8 10 12 COMV High Voltage Vcomv.High 4.7 0.1 Start Sequence Section Vcomv.High 4.7 0.1 Start Sequence Section tsorr.start 25.6 SS1 Minimum Time Design guaranteed tsorr.start 100 SS21 Time Design guaranteed tss:.min 2 SS22 Maximum Time Design guaranteed tss:. 45 Dynamic Section DV tss:. 0.72 0.80 0.88 DYN Reference Set Time Design guaranteed tovn.REF.set 5 OV Reference 4 Vov.REF.s +10 111 +16	μΑ μΑ V V ms ms
Other Other <th< td=""><td>μΑ μΑ V V ms ms</td></th<>	μΑ μΑ V V ms ms
COMV Source Current V _{VS} = 3 V IcomV-SOURCE 8 10 12 COMV High Voltage VcomV+High 4.7 0.1 COMV Low Voltage VcomV+Low 4.7 0.1 Start Sequence Section Start Start Time Design guaranteed tsort.start 25.6 SS1 Minimum Time Design guaranteed tss1.4Min 2 SS1 Maximum Time 25.6	μA V V ms ms
COMV High VoltageV V COMV-HGH4.74.7COMV Low VoltageV V COMV-LowV0.1Start Sequence SectionESoft Start TimeDesign guaranteedtsort.start25.6SS1 Minimum TimeDesign guaranteedtss1.4MAX100SS21 Minimum TimeDesign guaranteedtss1.4MAX100SS21 Maximum TimeDesign guaranteedtss2.145SS22 Maximum TimeDesign guaranteedtss2.145SS22 Maximum TimeDesign guaranteedtss2.230Dynamic SectionV DYN-REF.SET0.720.800.88DYN Reference Set ThresholdDesign guaranteedtorN-REF.SET5OV Reference 5Design guaranteedVOV-REFS+20OV Reference 4VOV-REF3+9+10+11OV Reference 3VOV-REF2+4.7+5.7+6.7OV Reference 1VOV-REF1+1.86+2.86+3.86UV Reference 2VUV-REF1-3.86-2.86-1.86UV Reference 2Design guaranteedVUV-REF2-6.7-5.7-4.7UV Reference 3Design guaranteedVUV-REF2-6.7-5.7-4.7UV Reference 3Design guaranteedVUV-REF2-6.7-5.7-4.7UV Reference 3Design guaranteedVUV-REF2-6.7-5.7-4.7UV Reference 3Design guaranteedVUV-REF2-6.7-5.7-4.7	V V ms ms
COMV Low Voltage V _{COMV-LOW} 0.1 Start Sequence Section Soft Start Time Design guaranteed t _{SOFT-START} 25.6 SS1 Minimum Time 25.6 SS1 Minimum Time 2 SS1 Minimum Time 2 SS1 Maximum Time 2 SS22 Maximum Time Design guaranteed t _{SS21} 45 SS22 Maximum Time Design guaranteed t _{SS22} 30 Dynamic Section DYN Reference Set Threshold Design guaranteed t _{SS22} 0.72 0.80 0.88 DYN Reference Set Time Design guaranteed t _{DVN-REF-SET} 5 OV 0V 410 415 116 OV Reference 4 Design guaranteed V _{OV-REF3} +9 +10 +111 OV Reference 2 Design guaranteed V _{OV-REF3} +9 +10 +111 OV Reference 1 V _{OV-REF3} +9 +10 +111	V ms ms
Start Sequence SectionSoft Start TimeDesign guaranteedtsOFT-START25.6SS1 Minimum TimeDesign guaranteedtsS1-MIN2SS1 Maximum TimeDesign guaranteedtsS1-MAX100SS21 TimeDesign guaranteedtsS2145SS22 Maximum TimeDesign guaranteedtsS2145SS22 Maximum TimeDesign guaranteedtsS2230Dynamic SectionDesign guaranteedtsS2230DYN Reference Set ThresholdDesign guaranteedtoYN-REF-SET0.720.800.88DYN Reference Set TimeDesign guaranteedtoYN-REF-SET55OV Reference 5Design guaranteedtoYN-REF-SET5110OV Reference 4Vov-REF3+14+15+16OV Reference 3OV Reference 1Vov-REF3+9+10+11OV Reference 1VOV-REF1+1.86+2.86+3.86UV Reference 2VUV-REF1-3.86-2.86-1.96UV Reference 3Design guaranteedVuV-REF2-6.7-5.7-4.7UV Reference 2Design guaranteedVuV-REF2-6.7-5.7-4.7UV Reference 3Design guaranteedVuV-REF2-6.7-5.7-4.7UV Reference 2Design guaranteedVuV-REF2-6.7-5.7-4.7UV Reference 3Design guaranteedVuV-REF3-10-10-10	ms
Soft Start TimeDesign guaranteedtsoft.START25.6SS1 Minimum TimeDesign guaranteedtss1.MIN2SS1 Maximum TimeDesign guaranteedtss1.MIN100SS21 TimeDesign guaranteedtss2145SS22 Maximum TimeDesign guaranteedtss2230Dynamic SectionDesign guaranteedtss2230DYN Reference Set ThresholdDesign guaranteedtovn.REF.SET0.720.800.88DYN Reference Set TimeDesign guaranteedtovn.REF.SET55OV Reference 5Design guaranteedVov.REF5+200OV Reference 4Vov.REF3+9+10+11OV Reference 3OV Reference 3Vov.REF3+9+10OV Reference 1Vov.REF1+1.86+2.86+3.86UV Reference 2Vuv.REF1-3.86-2.86-1.86UV Reference 2Design guaranteedVuv.REF2-6.7-5.7-4.7UV Reference 3Design guaranteedVuv.REF2-6.7-5.7-4.7UV Reference 1Duc.Seccccccccccccccccccccccccccccccccccc	ms
Solution Design guaranteed Item interment 2 SS1 Maximum Time Design guaranteed Item interment 100 SS21 Time Design guaranteed Item interment 100 SS22 Maximum Time Design guaranteed Item interment 45 SS22 Maximum Time Design guaranteed Item interment 45 SS22 Maximum Time Design guaranteed Item interment 30 Dynamic Section DYN Reference Set Threshold VDYN-REF-SET 0.72 0.80 0.88 DYN Reference Set Time Design guaranteed Item interment 5 0 OV Reference 5 Design guaranteed VOV-REFS +20 0 OV Reference 4 Vov-REF3 +9 +10 +11 OV Reference 2 VOV-REF3 +9 +10 +11 OV Reference 1 VOV-REF1 +1.86 +2.86 +3.86 UV Reference 2 VUV-REF1 -3.86 -2.86 -1.86 UV Reference 3 Design guaranteed VUV-REF2 -6.7	ms
SS1 Maximum Time Design guaranteed tss1-MAX 100 SS21 Time Design guaranteed tss21 45 SS22 Maximum Time Design guaranteed tss22 30 Dynamic Section Dynamic Section 0.72 0.80 0.88 DYN Reference Set Threshold Design guaranteed tovn.REF-SET 0.72 0.80 0.88 DYN Reference Set Time Design guaranteed tovn.REF-SET 5 5 OV Reference 5 Design guaranteed tovn.REF-SET 5 5 OV Reference 4 Vov.REF3 +10 +11 OV Reference 2 Vov.REF4 +14 +15 +16 OV Reference 1 Vov.REF1 +3.86 +2.86 +3.86 UV Reference 1 Vuv.REF1 -3.86 -2.86 -1.86 UV Reference 2 Vuv.REF3 -6.7 -5.7 -4.7 UV Reference 2 Design guaranteed Vuv.REF3 -10 -10	-
SS21 Time Design guaranteed tss21 45 SS22 Maximum Time Design guaranteed tss22 30 Dynamic Section VDYN-REF-SET 0.72 0.80 0.88 DYN Reference Set Threshold Design guaranteed torn-REF-SET 0.72 0.80 0.88 DYN Reference Set Time Design guaranteed torn-REF-SET 5 5 OV Reference 5 Design guaranteed Vov-REF3 +14 +15 +16 OV Reference 3 Design guaranteed Vov-REF3 +9 +10 +11 OV Reference 1 Vov-REF3 +9 +10 +11 OV Reference 1 Vov-REF1 +1.86 +2.86 +3.86 UV Reference 2 Vuv-REF1 -3.86 -2.86 -1.86 UV Reference 2 Design guaranteed Vuv-REF2 -6.7 -5.7 -4.7 UV Reference 3 Design guaranteed Vuv-REF2 -6.7 -5.7 -4.7	ms
Design guaranteed tss2 30 Dynamic Section VDYN Reference Set Threshold VDSN Reference Set Threshold 0.72 0.80 0.88 DYN Reference Set Time Design guaranteed toyn.REF.SET 0.72 0.80 0.88 DYN Reference Set Time Design guaranteed toyn.REF.SET 5 5 OV Reference 5 Design guaranteed VOV.REFS +20 6 OV Reference 4 Design guaranteed VOV.REF3 +9 +10 +11 OV Reference 3 VOV.REF3 +9 +10 +11 OV Reference 1 VOV.REF1 +3.86 +2.86 +3.86 UV Reference 1 VUV.REF1 -3.86 -2.86 -1.86 UV Reference 2 Design guaranteed VUV.REF2 -6.7 -5.7 -4.7 UV Reference 2 Design guaranteed VUV.REF2 -6.7 -5.7 -4.7 UV Reference 2 Design guaranteed VUV.REF2 -6.7 -5.7 -4.7 UV Reference 3 Design guaranteed VUV.REF	
Dynamic Section V_DYN-REF-SET 0.72 0.80 0.88 DYN Reference Set Threshold Design guaranteed toyn-REF-SET 5 5 OV Reference Set Time Design guaranteed Vov-REF5 +20 5 OV Reference 5 Design guaranteed Vov-REF5 +20 5 OV Reference 4 Vov-REF4 +14 +15 +16 OV Reference 3 Vov-REF3 +9 +10 +11 OV Reference 2 Vov-REF1 +1.86 +2.86 +3.86 UV Reference 1 VUV-REF1 -3.86 -2.86 -1.86 UV Reference 2 VUV-REF1 -3.86 -2.86 -1.86 UV Reference 2 Design guaranteed VUV-REF3 -10 -10	ms
DYN Reference Set Threshold Very Reference Set Time Design guaranteed Very Reference Set Time 0.72 0.80 0.88 DYN Reference Set Time Design guaranteed torn-REF-SET 5 5 5 OV Reference 5 Design guaranteed Vov-REF5 +20 5 5 5 OV Reference 4 Design guaranteed Vov-REF3 +14 +15 +16 OV Reference 3 Vov-Referance Vov-REF3 +9 +10 +11 OV Reference 2 Vov-Referance Vov-REF2 +4.7 +5.7 +6.7 OV Reference 1 Vov-Referance Vov-REF1 +1.86 +2.86 +3.86 UV Reference 1 Vov-Referance Vov-REF1 -3.86 -2.86 -1.86 UV Reference 2 Vov-Referance Vov-REF2 -6.7 -5.7 -4.7 UV Reference 3 Design guaranteed Vuv-REF3 -10 -10	ms
DYN Reference Set Time Design guaranteed topyware set Time 5 OV Reference 5 Design guaranteed Vov-REF5 +20 OV Reference 4 Vov-REF4 +14 +15 +16 OV Reference 3 Vov-REF3 +9 +10 +11 OV Reference 2 Vov-REF2 +4.7 +5.7 +6.7 OV Reference 1 Vov-REF1 +1.86 +2.86 +3.86 UV Reference 2 Vov-REF1 -3.86 -2.86 -1.86 UV Reference 2 Vov-REF2 -6.7 -5.7 -4.7 UV Reference 2 Design guaranteed Vov-REF3 -10 -10	
OV Reference 5 Design guaranteed V _{OV-REF3} +20 OV Reference 4 Vov-Ref4 +14 +15 +16 OV Reference 3 Vov-Ref3 +9 +10 +11 OV Reference 2 Vov-Ref4 +4.7 +5.7 +6.7 OV Reference 1 Vov-Ref1 +1.86 +2.86 +3.86 UV Reference 1 Vov-Ref1 -3.86 -2.86 -1.86 UV Reference 2 Vov-Ref2 -6.7 -5.7 -4.7 UV Reference 3 Design guaranteed V _{UV-REF3} -10 -10	V
OV Reference 4 Volume +14 +15 +16 OV Reference 3 Volume +9 +10 +11 OV Reference 2 Volume +9 +10 +11 OV Reference 2 Volume +10 +11 OV Reference 1 Volume +10 +11 UV Reference 1 Volume +10 +11 UV Reference 2 Volume +10 +11 UV Reference 1 Volume +1.86 +2.86 +3.86 UV Reference 2 Volume Volume -2.86 -1.86 UV Reference 2 Design guaranteed Volume -6.7 -5.7 -4.7	μs
OV Reference 3 Volume +9 +10 +11 OV Reference 2 Volume Volume +9 +10 +11 OV Reference 2 Volume Volume +4.7 +5.7 +6.7 OV Reference 1 Volume Volume +1.86 +2.86 +3.86 UV Reference 1 Volume Volume -3.86 -2.86 -1.86 UV Reference 2 Volume Volume -6.7 -5.7 -4.7 UV Reference 3 Design guaranteed Volume -10 -10 -10	%
OV Reference 2 V _{OV-REF2} +4.7 +5.7 +6.7 OV Reference 1 V _{OV-REF1} +1.86 +2.86 +3.86 UV Reference 1 V _{UV-REF1} -3.86 -2.86 -1.86 UV Reference 2 V _{UV-REF2} -6.7 -5.7 -4.7 UV Reference 3 Design guaranteed V _{UV-REF3} -10 -10	%
OV Reference 1 Volume +1.86 +2.86 +3.86 UV Reference 1 Vulue Vulue -3.86 -2.86 -1.86 UV Reference 2 Vulue Vulue -6.7 -5.7 -4.7 UV Reference 3 Design guaranteed Vulue -10 -10 -10	%
UV Reference 1 V _{UV-REF1} -3.86 -2.86 -1.86 UV Reference 2 V _{UV-REF2} -6.7 -5.7 -4.7 UV Reference 3 Design guaranteed V _{UV-REF3} -10 -10	%
UV Reference 2VUV-REF2-6.7-5.7-4.7UV Reference 3Design guaranteedVUV-REF3-10	%
UV Reference 3 Design guaranteed V _{UV-REF3} -10	%
	%
Protection Section	%
Auto Restart Delay Time Design guaranteed t _{AR} 3	s
VS Ouptut Short Hys. Voltage 'H' 0.85 0.90 0.95	V
VS Ouptut Short Hys. Voltage 'L' V _{VS-OS-L} 0.65 0.70 0.75	V
OSP Delay Time Design guaranteed t _{OSP-DELAY} 35	ms
High Current Limit Threshold V _{CS-HIGH-CL} 1.13 1.20 1.27	V
Low Current Limit Threshold V _{CS-LOW-CL} 0.15 0.20 0.25	V
Over Current Protection Voltage V _{CS-OCP} 1.8	V
CS Threshold Voltage for SRSP 0.040 0.075 0.125	V
Max. Turn-on Time for SRSP	μs
$I_{VS} = 100 \text{ uA}$ 7.5 10.0 12.5	
Ivs = 700 uA 1.3 1.6 1.9 Threshold Temperature for OTD Design suggested T 150	_
Threshold Temperature for OTP Design guaranteed T _{OTP} 150	~~
Junction Temperature Hysteresis Design guaranteed T _{OTP-HYS} 30	⊃° ⊃°














40

TJ, JUNCTION TEMPERATURE (°C)

60

80

100

120 140

Т

Υ

20

19

18

14

13

12

-40

-20

0

20

Ρ

L

С


Α

L

С

Н





С

L

S




Figure 4 V BIAS vs. Temperature

0 20 40 60 80 100 TJ, JUNCTION TEMPERATURE (°C)

Figure 6 Vcs-HIGH-CL vs. Temperature

120 140

120 140



5.4

1.40

1.35

1.30

1.10

1.05

1.00

-40

-20


1.30 () 1.25 1.20 1.20 1.15


() 5.2 Selar 4.8



120

140







С

120 140

L

Т

S






Figure 12 VUV-REF1 vs. Temperature






0 20 40 60 80 100 TJ, JUNCTION TEMPERATURE (°C)

Figure 14 VUV-REF2 vs. Temperature

2.55 2.40 2.25 2.10 0 20 40 60 80 100 TJ, JUNCTION TEMPERATURE (°C) -40 -20 120 140 Figure 11 Vov-REF1 vs. Temperature

6.2 6.1 6.0 5.9 V_{OV-REF2} (%) 5.8



3.60

5.7 5.6 5.5

5.4

5.3

5.2

-40

-20

APPLICATION INFORMATION

General

FL7740 is high power factor flyback controller with accurate primary side constant voltage regulation for smart LED lighting and AC-DC adapter, TV & monitors application. Precise output voltage detection and dynamic function manage good CV regulation. Startup is fast with internal HV biasing circuit with overshoot-less gain control. It guarantees high system reliable protection functions such as output over voltage, output short, over load, over current and thermal shut down protections.

Constant Voltage Regulation

VS pin detects output voltage information (= V_{EAV}) during secondary side diode conduction time and internal gm amplifier regulates the detected voltage at 3.5 V.

Dynamic Response at Load Transient

At load transient condition, V_{EAV} is shortly out of regulation due to the narrow PFC loop bandwidth. When V_{EAV} is far from 3.5 V regulation reference, duty is quickly changed to bring the V_{EAV} back to 3.5 V by dynamic control function.

HV biasing at startup

Internal HV biasing circuit quickly charges external VDD capacitor to begin IC operation at plug-in. After 500 ms initial time, HV biasing stops for low standby power.

Overshoot-less gain control at startup

Once IC operation starts, feedback loop is dominantly controlled in proportional gain to speed up the output capacitor charging. Once output voltage is settled down close to the regulation target, gain control is smoothly changed to integration gain with no output voltage overshoot.

Digital PF optimizer

FL7740 compensates input current phase shift caused by EMI filter capacitor current in a half line period. With sophisticated digital PF optimizer, FL7740 significantly improves power factor in the wide load range.

Pulse-by-pulse current limit

When CS pin voltage reaches to 1.2 V current limit reference, GATE turn-on is terminated to limit primary peak current.

Auto Restart at Protection

Once protection is triggered, IC operation stops for 3 sec and begin the operation for auto restart.

Output Short Protection

When V_{EAV} is less than 0.7 V continuously for 35 ms, output short protection is triggered.

Output Over Voltage Protection

When V_{EAV} is higher than V_{VS-OVP} threshold or VDD is higher than V_{DD-OVP} , output over voltage protection is triggered.

Output Diode Short Protection

Once output diode is short circuited, high di/dt in the primary winding is occurred by leakage inductance. Once CS pin voltage reaches to 1.7 V, switching is shut down.

Sensing Resistor Short Protection

At first switching, sensing resistor short condition is monitored by detecting CS pin voltage. If CS is less than 75 mV during first GATE turn-on time, sensing resistor short protection is triggered.

Over Load Protection

When output is over loaded, pulse-by-pulse current limit event is occurred. If this event lasts for 60 half line cycles, over load protection is triggered.

Thermal Shut Down

If internal junction temperature is higher than 150°C, protection is triggered and released with 30°C hysteresis.

Primary Side Constant Voltage Regulation

FL7740 utilizes auxiliary winding to detect output voltage during secondary side diode conduction time (= T_{DIS}). The true output voltage level without secondary diode forward voltage drop is at the end of secondary diode conduction time. In order to detect the right output voltage, 85% of T_{DIS} at previous switching cycle is sampling time for V_{EAV} detection at current switching cycle.




Figure 15. Primary Side Regulation




Figure 16. VEAV Detection

The sampled V_{EAV} is compared with 3.5 V V_{REF} at the input of the error amplifier. Several hundreds nF capacitor is connected to the output of the error amplifier at COMV pin to keep feedback loop slow in PFC control. COMV voltage controls duty to regulate V_{EAV} same as V_{REF} in the system.

Turn-on time is controlled by both COMV voltage and $V_{IN,PK}$ information in line feedforward operation in order to keep the constant COMV voltage in the wide input voltage range. So, turn-on time is proportional to COMV voltage and inversely proportional to $V_{IN,PK}$.

Startup

After plug-in, external VDD capacitor is quickly charged by internal HV biasing supply. Even after VDD is higher than 16 V V_{DD-ON} , internal HV biasing is still enabled for 500 ms, so HV biasing can relieve VDD capacitor discharging until auxiliary winding builds up VDD voltage.

In order to speed up large output capacitor charging without overshoot, FL7740 starts with proportional gain

during startup sequence (SS1 + SS2) by using internal resistive load at the output of the error amplifier. In SS1, CCM prevent operation is enabled for the initial 2 ms. When output voltage is 0 V, deep CCM could be entered at initial startup and CS could touch OCP level with startup failure. So, pulse-by-pulse current limit is 0.2 V and switching frequency is 22 kHz during the 2 ms CCM prevent time. Also, duty is gradually increased for 26 ms for soft startup. Once 5 V pulled-up COMV voltage drops less than 4.5 V as V_{EAV} is close to V_{REF} , SS1 is ended. Maximum SS1 time is limited up to 100 ms.

In SS2, V_{COMV} drops from 5 V and goes into p-gain steady state in which V_{EAV} is little bit lower than V_{REF} due to the error amplifier input error in p-gain. Once pgain steady state is settled down in 45 ms, SS2 is finished at min. V_{COMV} range not to make overshoot when transitioning to i-gain after SS2. FL7740 ends SS2 by monitoring V_{IN} 1.5 ms after $V_{IN.PK}$ detection moment where V_{COMV} is generally in the min. range.




Figure 17. Startup Sequence

Dynamic CV Regulation

Due to the narrow loop bandwidth, PFC controller generally does not guarantee good CV regulation at load transient. Especially in secondary side regulation. primary side controller does not know the output voltage level and it only monitors the output of feedback signal through opto-coupler. Therefore, output voltage undershoot is severely happened at no to full load transient in the conventional SSR PFC control. In order to overcome this, FL7740 utilizes the benefit of PSR with ON semiconductor's proprietary dynamic duty control by monitoring the output voltage. For example, when VEAV is less than VUVDEN (Under Voltage Dynamic Enable threshold), duty is quickly increased not to allow undershoot anymore. Once VEAV rises higher than VUVD.DIS (Under Voltage Dynamic Disable threshold), duty quickly drops and follows COMV voltage. During the VEAV hiccup operation, COMV voltage slowly increases and dynamic operation is terminated when COMV voltage is close to steady state level.




Figure 18. Dynamic Function Block




Figure 19. No to full load transient




Figure 20. Full to no load transient

In case of OVD (Over Voltage Dynamic) function, it has two enable levels ($V_{OVD.EN1}$ and $V_{OVD.EN2}$). If output voltage overshoot at load transient is too high, V_{EAV} increases to $V_{OVD.EN2}$ passing by $V_{OVD.EN1}$. Duty quickly drops when reaching $V_{OVD.EN1}$ and drops to min. level at once not to allow severe output over voltage when V_{EAV} increases higher than $V_{OVD.EN2}$.

FL7740 provides two sets of dynamic triggering threshold. When user prefers narrow output voltage variation at load transient with large output capacitor, SET0 can be selected without capacitor at PF pin. If wider output voltage variation is allowed and output capacitor should be small due to system size, SET1 can be selected with connection of capacitor around 0.5 nF at PF pin. FL7740 detects capacitance at PF pin at the beginning of switching startup and maintains the SET# until UVLO is triggered. During the 1st switching, PF pin is pulled down to 0 V. In the 2nd switching, PF pull down is disabled and PF voltage is monitored 5 us after 2nd switching period begins. If the PF voltage is higher than 0.8 V V_{DYN-REF-SET}, SET0 is decided. If not, SET1 is determined.

	-					
	V _{VS.OVP}	VOVD.EN2	Vovd.en1	V _{OVD.DIS}	V _{UVD.DIS}	V _{UVD.EN}
$\begin{array}{c} V_{OV\text{-}REF5} \\ +20\% V_{REF} \end{array}$	SET1					
$V_{OV-REF4}$ +15% V_{REF}	SET0	SET1				
V _{OV-REF3} +10%V _{REF}		SET0	SET1			
$\begin{array}{c} V_{OV\text{-}REF2} \\ +5.7\% V_{REF} \end{array}$			SET0	SET1		
V _{OV-REF1} +2.9%V _{REF}				SET0		
V _{UV-REF1} -2.9%V _{REF}					SET0	
$\begin{array}{c} V_{UV\text{-REF2}}\\ \text{-5.7\%} V_{REF} \end{array}$					SET1	SET0
V _{UV-REF3} -10%V _{REF}						SET1

Dynamic Threshold at SET0 and SET1

Digital PF Optimizer

As line voltage increases and output load decreases, PF is degraded due to the effect of EMI filter capacitor charging/discharging current. Input current is the sum of EMI Filter capacitor current and flyback input current. Whether the flyback input current is exactly in-phase sinusoidal current with line voltage, 90° phase shifted EMI filter cap current worsens displacement factor of the overall system input current.

The ON semiconductor's proprietary PF optimizer accurately compensates the EMI filter capacitor current and improves PF more than 0.1 at high line and half load condition.

The calculation coefficient in the PF optimizer is externally programmable by supplying a certain level of voltage at PF pin with external resistive divider from 5 V BIAS pin. Before 1st switching, FL7740 converts the PF voltage into digital value without switching noise and keeps the digital value for the coefficient until UVLO is triggered.

Recommended V_{PF} is in Equation 1, where L_M is magnetizing inductance and C_{EMI} is total EMI filter capacitance.

$$V_{\rm PF} = 5 \times 10^9 \times L_M \times C_{EMI} + 1.5$$
 (eq. 1)

As V_{PF} increases, the coefficient in the PF optimizer calculation is larger with better PF, but THD is worse due to the input current distortion at input voltage zero cross. Therefore, V_{PF} adjustment by changing PF resistors is recommended to bring the best PF and THD performance to meet user's target. When V_{PF} is lower than 1.5 V, PF optimizer is disabled.




Figure 21. With PF Optimizer





Figure 22. Without PF Optimizer

Protection

• Auto-restart

Once protection is triggered, FL7740 terminates switching and internal 3 sec counter makes delay time. In 3 sec, VDD voltage is regulated between 17 V and 19 V by internal HV biasing not to fall in UVLO. After 3 sec, VDD falls down to 7.75 V V_{DD-OFF} and IC is reset






Figure 23. Auto Restart

• Output Over Voltage Protection Output over voltage is hardly triggered due to the powering limit by dynamic function. But, in the abnormal condition, output OVP is triggered when V_{EAV} is higher than 4.0 V @ SET0 / 4.2 V @ SET1 for 4 switching cycles or VDD voltage is higher than 25 V for 10 us delay.

• Output Short Protection

At output short condition, V_{EAV} is less than 0.7 V. If this condition lasts for continuous 35 ms switching time, OSP is triggered.

• Over Current Protection

When CS voltage is higher than 1.8 V over the 1.2 V pulse-by-pulse current limit, protection is immediately triggered. OCP protects output diode short, sensing resistor open and transformer saturation condition.

Sensing Resistor Short Protection

1st switching is 0.2 V current mode. If CS doesn't reach over 75 mV threshold during 1st turn-on time, SRSP is triggered. Max. turn-on time at 1st switching is inversely proportional to input voltage to limit the primary peak current.

Over Load Protection

At over load condition, CS reaches to 1.2 V pulse-bypulse current limit. FL7740 generates internal ZC (Zero Cross) signal and OLP is triggered if the event (1.2V current limit event between the two close ZC signals) is occurred for consecutive 60 ZC signals.





Figure 24. Over Load Protection

Thermal Shut Down


When internal junction temperature is higher than 150°C, TSD is triggered and protection is released when the junction temperature drops under 120°C.



Single layer PCB layout guidance

ORDERING INFORMATION

Device	Package	Shipping
FL7740MX	10 Lead SOIC, JDEC MS-012, 150" Narrow Body	Tape and Reel



ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor is product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury of eath associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the bedign

PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative