imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





January 2008

FMS3110 / FMS3115 Triple Video D/A Converters, 3x10-Bit, 150Ms/s

Features

- 10-bit Resolution
- 150 Megapixels per Second
- ± 0.1% Linearity Error
- /SYNC and /BLANK Controls
- 1.0V_{PP} Video into 37.5Ω or 75Ω Load
- Internal Bandgap Voltage Reference
- Double-buffered Data for Low Distortion
- TTL-compatible Inputs
- Low Glitch Energy
- Single +5V Power Supply

Applications

- Video Signal Conversion
 -RGB
 -YC_BC_R
 - -Composite, Y, C
- Multimedia Systems
- Image Processing
- True-color Graphics Systems: 1 Billion Colors
- Broadcast Television Equipment
- High-Definition Television (HDTV) Equipment
- Direct Digital Synthesis

Description

FMS3110 / FMS3115 products are low-cost, triple D/A converters tailored for graphics and video applications where speed is critical. Two speed grades are available:

- FMS3110-100Ms/s
- FMS3115-150Ms/s

TTL-level inputs are converted to analog current outputs that can drive 25–37.5 Ω loads corresponding to doubly terminated 50–75 Ω loads. A sync current following /SYNC input timing is added to the I_{OG} output. /BLANK overrides RGB inputs, setting I_{OG}, I_{OB}, and I_{OR} currents to zero when /BLANK = L. Although appropriate for many applications, the internal 1.235V reference voltage can be overridden by the V_{REF} input.

Few external components are required: a current reference resistor, current output load resistors, and decoupling capacitors.

Package is a 48-lead LQFP. Fabrication technology is CMOS. Performance is guaranteed from 0 to 70°C.



Figure 1. Block Diagram

Ordering information						
Part Numbers	Conversion Rate	Operating Temperature Range	Screening	Package		
FMS3110KRC	100Ms/s	0 to 70°C	Commercial	48-Contact Leadless Quad Flat Package		
FMS3115KRC	150Ms/s	0 to 70°C	Commercial	48-Contact Leadless Quad Flat Package		

All packages are lead free per JEDEC: J-STD-020B standard.



Name Pin # Value Description CLck / Pixel I/O TTL Clock Input. The clock input is TTL-compatible and all pixel data is registered on the rising edge of CLK. It is recommended that CLK be driven by a dedicated TTL buff to avoid reflection-induced jitter, voreshold, and undershold. R9-0 47-37 TTL Red Pixel Data Inputs. TTL-compatible red data inputs are registered on the rising edge of CLK. B9-0 23-14 TTL Green Pixel Data Inputs. TTL-compatible green data inputs are registered on the rising edge of CLK. B9-0 23-14 TTL Blue Pixel Data Inputs. TTL-compatible green data inputs are registered on the rising edge of CLK. Controls Syme Pulse Input. Bringing SYNC LOW turns off a 40 IRE (7.62 mA) current sourd which forms a syme pulse on the green D/A converter oubut. SYNC is registered on the rising edge of CLK. Since this is a single-supply D/A and all signals are positive-going //SYNC is edistered to GMD. Since this green D/A range. Turning //SYNC OFF means //SNNC should connected to GMD. //SVLC does not override any other data and should be used on the rising edge of CLK. Since this green D/A range. Turning //SYNC OFF means //SNNC should connected to GMD. //SNLC does not override any other data and should be used on the data more outputs of the D/A converters are capable of thing green D/A converter source is turned OFF. If the system loss or upquite syme pulses is destrict, the current source is turned OFF. If the system lose s	Pin De	finitions		
Clock / Pixel I/O Clock input. The clock input is TL- compatible and all pixel data is registered on the rising edge of CLK. It is recommended that CLK be driven by a dedicated TTL buff to avoid reflection-induced jitter, overshoot, and undershoot. R9-0 47-37 TTL Red Pixel Data Inputs. TL- compatible red data inputs are registered on the rising edge of CLK. G9-0 48, 9–1 TTL Red Pixel Data Inputs. TL- compatible green data inputs are registered on the rising edge of CLK. B9-0 23-14 TTL Blue Pixel Data Inputs. TL- compatible bule data inputs are registered on the rising edge of CLK. Controls Sync Pulse Input. Bringing SYNC LOW turns off a 40 IRE (7.62 mA) current sour which forms a sync pulse on the green D/A converter output. SYNL is registered on the rising edge of CLK. /SYNC 11 TTL Sync Pulse Input. Bringing SYNC LOW turns off a 40 IRE (7.62 mA) current sour which forms a sync pulse on the green D/A converter output. SYNL is registered on the rising edge of CLK. /SYNC 11 TTL Since this is a single-supply D/A and all signals are positive-going. (SYNC is addee to GND. //SVNC 11 TTL Blanking input. When /BLANK is LOW, pixel inputs are ignored and the D/A converters are capable dro GND. //BLANK 10 TTL Blanking input. When /BLANK is LOW, pixel inputs of the D/A converters are capable of driving RS-343A/SMETE-170M-compatible l	Name	Pin #	Value	Description
CLK 26 TTL Clock Input. The clock input is TL-compatible and all pixel data increated TTL buff to avoid reflection-induced jitter, overshoot, and undershoot. R9-0 47-37 TTL Red Pixel Data Inputs. TTL-compatible red data inputs are registered on the rising edge of CLK. Its recommended that inputs are registered on the rising edge of CLK. B9-0 23-14 TTL Bite Pixel Data Inputs. TTL-compatible blue data inputs are registered on the rising edge of CLK. B9-0 23-14 TTL Bite Pixel Data Inputs. TTL-compatible blue data inputs are registered on the rising edge of CLK. Controls Expre Pixel Data Inputs. TTL-compatible blue data inputs are registered on the rising edge of CLK. Controls Sync Pulse Input. Bringing SYNC LOW turns off a 40 IRE (7.62 mA) current source which forms a sync pulse on the green D/A converter output. SYNC is added to the rising edge of CLK with the same pipeline latency as /BLANK and pixel data. /SYNC does not override any other data and should be used only during the blanki interval. /SYNC 11 TTL Binking Input. When /RLANK is LOW, pixel inputs are ignored and the D/A converter outputs aft to the blanking level. RLANK is registered on the rising edge of CLK with same pipeline latency as /SYNC is added connected to GND. //BLANK 10 TTL Binking Input. When /RLANK is LOW, pixel inputs are ignored and the D/A converters are capable data. //BLANK 10 <td>Clock / Pi</td> <td>ixel I/O</td> <td></td> <td>·</td>	Clock / Pi	ixel I/O		·
R9-0 47-37 TTL Red Pixel Data Inputs. TTL-compatible red data inputs are registered on the rising edge of CLK. G9-0 48, 9–1 TTL Green Pixel Data Inputs. TTL-compatible green data inputs are registered on the rising edge of CLK. B9-0 23-14 TTL Bue Pixel Data Inputs. TTL-compatible blue data inputs are registered on the rising edge of CLK. Controls Sync Pulse Input. Bringing SYNC LOW turns off a 40 IRE (7.62 mA) current source which forms a sync pulse on the green D/A converter output. /SYNC is registered on the rising edge of CLK with the same pipeline latency as /BLANK and pixel data. /SYNC does not override any other data and should be used only Kind and pixel data. /SYNC does not override any other data and should be used only Kind pixel data. /SYNC does not override any other data and should be used only Kind pixel data. /SYNC does not override any other data and should be used only Kind pixel data. /SYNC does not override any other dust for the green D/A converter. SYNC should connected to GND. /BLANK 10 TTL Bite Rhing Input. When /BLANK is LOW, pixel inputs are ignored and the D/A converter surgestered on the rising edge of diving RS-343A/SIMPTE-170M-compatible levels into doubly terminated 75Ω line SynC inputses may be added to the green D/A converters are capab of driving RS-343A/SIMPTE-170M-compatible levels into doubly terminated 75Ω line SynC pulses may be added to the green D/A converter s are capab of driving RS-343A/SIMPTE-170M-compatible levels into doubly terminated 75Ω line SynC ingueses may be added to the green D/A converter is dreaded to the green D/A converter is an capab of driving RS-343A/SIMPTE-170M-compati	CLK	26	TTL	Clock Input . The clock input is TTL-compatible and all pixel data is registered on the rising edge of CLK. It is recommended that CLK be driven by a dedicated TTL buffer to avoid reflection-induced jitter, overshoot, and undershoot.
G9-048, 9-1TTLGreen Pixel Data Inputs. TTL-compatible green data inputs are registered on the rising edge of CLK.B9-023-14TTLBlue Pixel Data Inputs. TTL-compatible blue data inputs are registered on the risi edge of CLK.ControlsSync Pulse Input. Bringing SYNC LOW turns off a 40 IRE (7.62 mA) current sour which forms a sync pulse on the green D/A converter output. SYNC is registered on the rising edge of CLK with the same pipeline latency as (BLANK and pixel data. /SYNC does not override any other data and should be used only during the blank interval. Since this is a single-supply D/A and all signals are positive-going, /SYNC is added the bottom of the green D/A range. Turning /SYNC OFF means turning the current source ON. When a sync pulse is desired, the current source is turned OFF. If the system does not require sync pulses from the green D/A converter, /SYNC should converter outputs fail to the blanking level. /BLANK is registered on the rising edge OLANN is registered on the rising edge of Ariving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω line Sync pulses may be added to the green D/A converters are capabil of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω line Sync pulses may be added to the green D/A output.IOB29 $0.714V_{\rm PP}$ Blue Current Output. The current source outputs of the D/A converters are capability of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω line Sync pulses may be added to the green D/A output.IOB29 $0.714V_{\rm PP}$ Blue Current Output. The current source outputs of the D/A converters are capability of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω line Sync pulses may be added to the green D/A	R9-0	47-37	TTL	Red Pixel Data Inputs . TTL-compatible red data inputs are registered on the rising edge of CLK.
B9-0 23-14 TTL Blue Pixel Data Inputs. TTL-compatible blue data inputs are registered on the risi edge of CLK. Controls Sync Pulse Input. Bringing SYNC LOW turns off a 40 IRE (7.62 mA) current source which forms a sync pulse on the green D/A converter output. SYNC is registered on the rising edge of CLK with the same pipeline latency as /BLANK and pixel data. /SYNC does not override any other data and should be used only during the blank inferval. /SYNC 11 TTL Since this is a single-supply D/A and all signals are positive-oping. /SYNC is added the bottom of the green D/A range. Turning (SYNC OFF means turning the current source on When a sync pulse is desired, the current source is turned OFF. If the system does not require sync pulses from the green D/A converter, SYNC should connected to SND. //BLANK 10 TTL Blanking Input. When /BLANK is LOW, pixel inputs are ignored and the D/A converters are capable driving RS:343/ASIMPTE:170M-compatible levels into doubly terminated 75Ω lines on the green D/A converters are capable driving RS:343/ASIMPTE:170M-compatible levels into doubly terminated 75Ω lines on the green D/A converters are capable of driving RS:343/ASIMPTE:170M-compatible levels into doubly terminated 75Ω lines on the reference. IOn 32 0.714V _{PP} Red Current Output. The current source outputs of the D/A converters are capable of driving RS:343/SIMPTE:170M-compatible levels into doubly terminated 75Ω lines on the reference. IOn 32 11V _{PP} Green Current Output. The current source outputs of the D/A converters are capable of driving RS:343/S	G9-0	48, 9–1	TTL	Green Pixel Data Inputs. TTL-compatible green data inputs are registered on the rising edge of CLK.
Controls Sync Pulse Input. Bringing SYNC LOW turns off a 40 IRE (7.62 mA) current sourred which forms a sync pulse on the green D/A converter output. /SYNC is registered of the rising edge of CLK with the same pipeline latency as /BLANK and pixel data. /SYNC does not override any other data and should be used only during the blank interval. /SYNC 11 TTL Since this is a single-supply D/A and all signals are positive-going. /SYNC is addee to bottom of the green D/A range. Turning /SYNC OFF means turning the current source 0.N. When a sync pulse is desired, the current source is turned OFF. If the system does not require sync pulses from the green D/A converter , SYNC should connected to GND. //BLANK 10 TTL Blanking Input. When /BLANK is LOW, pixel inputs are ignored and the D/A converter outputs fall to the blanking level. /BLANK is registered on the rising edge of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines yre pulses are pipeline latency as /SYNC. IOR 33 0.714V _{PP} Red Current Output. The current source outputs of the D/A converters are capa of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines yre pulses are pipeline latency as /SYNC. IOB 29 0.714V _{PP} Blue Current Output. The current source outputs of the D/A converters are capa of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines yre pulses are pipeline latency as /SYNC. VREF 35 +1.235V Viage Reference Output/Input. An internal voltage source of +1.235V is output this pin. An external +1.235V reference m	B9-0	23–14	TTL	Blue Pixel Data Inputs. TTL-compatible blue data inputs are registered on the rising edge of CLK.
/SYNC 11 Sync Pulse Input. Bringing SYNC LOW turns off a 40 PIRC 7.62 mA) current source which forms a sync pulse on the green D/A converter output. /SYNC is registered of the rising edge of CLK with the same pipeline latency as /BANK and pixel data. /SYNC does not override any other data and should be used only during the blankin interval. 11 11 TLL Since this is a single-supply D/A and all signats are positive-going. /SYNC is added the bottom of the green D/A range. Turning /SYNC OF means turning the current source ON. When a sync pulse is desired, the current source and the D/A converter. /SYNC should connected to GND. //BLANK 10 TTL Blanking Input. When /BLANK is LOW, pixel inputs are ignored and the D/A converter outputs fall to the blanking level. /BLANK is registered on the rising edge of driving RS-3434/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-3434/SMPTE-170M-compatible levels into doubly terminated 75Ω lines Sync pulses may be added to the green D/A converters are capab of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines Sync pulses may be added to the green D/A converters are capab of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω line Sync pulses may be added to the green D/A converters are capab of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω line Sync pulses may be added to the green D/A converter is determined by the value of the resistor connected between R _{mEF} and GND. Nomine value of R _{mEF} is the full-scale (white) output. The current source outputs of the D/A converter is determined by the value of the resistor connected between R _{mEF} and GND. Nomine value of R _{mEF} is the full-scale (white) output current (in amps) from the D/A converter is determi	Controls			·
Since this is a single-supply D/A and all signals are positive-going, /SYNC is added the bottom of the green D/A range. Turning /SYNC OF means turning the current source ON. When a sync pulses is desired, the current source is turned OFF. If the system does not require sync pulses from the green D/A converter, /SYNC should connected to GND.//BLANK10TTLBlanking Input. When /BLANK is LOW, pixel inputs are ignored and the D/A converter outputs fall to the blanking level. /BLANK is registered on the rising edge CLK and has the same pipeline latency as /SYNC.Video OutputsRed Current Output. The current source outputs of the D/A converters are capable driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines Sync pulses may be added to the green D/A output.IOB290.714VppRed Current Output. The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines Sync pulses may be added to the green D/A output.VOB290.714VppBlue Current Output. The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω line Sync pulses may be added to the green D/A output.VREF35+1.235VVoltage Reference Output/Input. An internal voltage source of +1.235V is output reference. Decoupling VREF to GND with a 0.1µE ceramic capacitor is required.VREF36560ΩCurrent-Setting Resistor. Full-scale output current (in amps) from the D/A converter without sync). Sync is 0.4 · Ips. D/A full-scale (white) output current (in amps) from the D/A converter Wref levels is the full-scale (white) output current (in amps) from the D/A converter Wref levels is the full-	/SYNC	11	TTL	Sync Pulse Input . Bringing SYNC LOW turns off a 40 IRE (7.62 mA) current source which forms a sync pulse on the green D/A converter output. /SYNC is registered on the rising edge of CLK with the same pipeline latency as /BLANK and pixel data. /SYNC does not override any other data and should be used only during the blanking interval.
/BLANK 10 TTL Blanking Input. When /BLANK is LOW, pixel inputs are ignored and the D/A converter outputs fall to the blanking level. /BLANK is registered on the rising edge CLK and has the same pipeline latency as /SYNC. Video Outputs 833 0.714V _{pp} Red Current Output. The current source outputs of the D/A converters are capable driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω line sync pulses may be added to the green D/A output. IOB 29 0.714V _{pp} Blue Current Output. The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω line sync pulses may be added to the green D/A output. IOB 29 0.714V _{pp} Blue Current Output. The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω line sync pulses may be added to the green D/A output. VOBB 29 0.714V _{pp} Blue Current Output. The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω line sync pulses may be added to the green D/A output. VBEF 35 +1.235V Voltage Reference Output/Input. An internal voltage source of +1.235V is output this pin. An external +1.235V reference may be applied here to override the internar reference. Decoupling VREF to GND with a 0.1				Since this is a single-supply D/A and all signals are positive-going, /SYNC is added to the bottom of the green D/A range. Turning /SYNC OFF means turning the current source ON. When a sync pulse is desired, the current source is turned OFF. If the system does not require sync pulses from the green D/A converter, /SYNC should be connected to GND.
Video Outputs Red Current Output. The current source outputs of the D/A converters are capable driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines determined by the value of the resistor connected between R _{REF} and GND. Nomina value of R _{REF} is found from: I _{REF} = 9.1 (V _{REF}	/BLANK	10	TTL	Blanking Input . When /BLANK is LOW, pixel inputs are ignored and the D/A converter outputs fall to the blanking level. /BLANK is registered on the rising edge of CLK and has the same pipeline latency as /SYNC.
IOR330.714VppRed Current Output. The current source outputs of the D/A converters are capable driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω linesIOG321VppGreen Current Output. The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω linesIOB290.714VppGreen Current Output. The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω linesIOB290.714VppBlue Current Output. The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω linesVBEF351.1235VBlue Current Output. The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω linesVREF351.1235VVoltage Reference Output/Input. An internal voltage source of +1.235V is output this pin. An external +1.235V reference may be applied here to override the internal reference. Decoupling VREF to GND with a 0.1µF ceramic capacitor is required.VREF36560ΩCurrent-Setting Resistor. Full-scale output current of each D/A converter is determined by the value of the resistor connected between R _{REF} and GND. Nomina value of R _{REF} is found from: R _{REF} = 9.1 (V _{REF} /I _{FS}) where I _{FS} is the full-scale (white) output current (in amps) from the D/A converter (without sync). Sync is 0.4 • I _{FS} . D/A full-scale (white) current may also be calculated from: I _{FS} = V _{FS} /RL where V _{FS} is the blank to full-scale voltage.COMP340.1µFCompensation Capac	Video Ou	Itputs		
IO_G 32 $1V_{PP}$ Green Current Output. The current source outputs of the D/A converters are capaded for the green D/A output. IOB 29 $0.714V_{PP}$ Blue Current Output. The current source outputs of the D/A converters are capaded for the green D/A output. IOB 29 $0.714V_{PP}$ Blue Current Output. The current source outputs of the D/A converters are capaded for the green D/A output. $Voltage Reference$ $Voltage Reference Output/Input. An internal voltage source of +1.235V is output this pin. An external +1.235V reference may be applied here to override the internal reference. Decoupling VREF to GND with a 0.1\muE ceramic capacitor is required.V_{REF}35+1.235VCurrent-Setting Resistor. Full-scale output current of each D/A converter is determined by the value of the resistor connected between R_{REF} and GND. Nomina value of R_{REF} is found from:R_{REF} = 9.1 (V_{REF}/I_{FS})where I_{FS} is the full-scale (white) output current (in amps) from the D/A converter (without sync). Sync is 0.4 \cdot I_{FS}.D/A full-scale (white) current may also be calculated from:I_{FS} = V_{FS}/R_Lwhere V_{FS} is the white voltage level and R_L is the total resistive load (in \Omega) on each D/A converter. V_{FS} is the blank to full-scale voltage.COMP340.1\muFCompensation Capacitor. A 0.1\muF ceramic capacitor must be connected between COMP and V_{DD} to stabilize internal bias circuitry.P_{DDD}12, 30, 31+5VPower Supply.GND27, 280.0VGround.$	IO _R	33	0.714V _{pp}	Red Current Output . The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines.
IOB29 $0.714V_{PP}$ Bile Current Output. The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75 Ω linVoltage ReferenceVoltage Reference Output/Input. An internal voltage source of +1.235V is output this pin. An external +1.235V reference may be applied here to override the internar reference. Decoupling VREF to GND with a 0.1 μ F ceramic capacitor is required.V_REF35+1.235VVoltage Reference Output/Input. An internal voltage source of +1.235V is output this pin. An external +1.235V reference may be applied here to override the internar reference. Decoupling VREF to GND with a 0.1 μ F ceramic capacitor is required.V_REF36560 Ω Current-Setting Resistor. Full-scale output current of each D/A converter is determined by the value of the resistor connected between R _{REF} and GND. Nominar value of R _{REF} is the full-scale (white) output current (in amps) from the D/A converter (without sync). Sync is $0.4 \cdot I_{FS}$. D/A full-scale (white) current may also be calculated from: $I_{FS} = V_{FS}/R_L$ where V_{FS} is the white voltage level and R_L is the total resistive load (in Ω) on each D/A converter. V_{FS} is the blank to full-scale voltage.COMP34 0.1μ FCompensation Capacitor. A 0.1μ F ceramic capacitor must be connected between COMP and V_{DD} to stabilize internal bias circuitry.Power and Ground450Power Supply.GND27, 280.0VGround.	IO _G	32	1V _{PP}	Green Current Output . The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines. Sync pulses may be added to the green D/A output.
Voltage Reference V_{REF} 35 $\pm 1.235V$ Voltage Reference Output/Input. An internal voltage source of $\pm 1.235V$ is output this pin. An external $\pm 1.235V$ reference may be applied here to override the internar reference. Decoupling VREF to GND with a 0.1μ F ceramic capacitor is required. V_{REF} 36 560Ω Current-Setting Resistor. Full-scale output current of each D/A converter is determined by the value of the resistor connected between R_{REF} and GND. Nominal value of R_{REF} is found from: $R_{REF} = 9.1$ (V_{REF}/I_{RS}) where I_{rS} is the full-scale (white) output current (in amps) from the D/A converter (without sync). Sync is $0.4 \cdot I_{rS}$. D/A full-scale (white) current may also be calculated from: $I_{rS} = V_{FS}/R_L$ where V_{rS} is the white voltage level and R_L is the total resistive load (in Ω) on each D/A converter. V_{rS} is the blank to full-scale voltage.COMP34 0.1μ FCompensation Capacitor. A 0.1μ F ceramic capacitor must be connected between COMP and V_{DD} to stabilize internal bias circuitry.Power and Ground12, 30, 31 $\pm 5V$ GND27, 280.0VGND27, 280.0VGround.Ground.	IOB	29	0.714V _{PP}	Blue Current Output . The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M-compatible levels into doubly terminated 75Ω lines.
V_{REF} 35+1.235VVoltage Reference Output/Input. An internal voltage source of +1.235V is output this pin. An external +1.235V reference may be applied here to override the internar reference. Decoupling VREF to GND with a 0.1µF ceramic capacitor is required. V_{REF} 36 R_{REF} </td <td>Voltage F</td> <td>Reference</td> <td></td> <td></td>	Voltage F	Reference		
VREF36560ΩCurrent-Setting Resistor. Full-scale output current of each D/A converter is determined by the value of the resistor connected between RREF and GND. Nominal value of RREF is found from: RREF = 9.1 (VREF/IFS) where IFS is the full-scale (white) output current (in amps) from the D/A converter (without sync). Sync is 0.4 • IFS. D/A full-scale (white) current may also be calculated from: IFS = VFS/RL where VFS is the white voltage level and RL is the total resistive load (in Ω) on each D/A converter. VFS is the blank to full-scale voltage.COMP340.1µFCompensation Capacitor. A 0.1µF ceramic capacitor must be connected between COMP and VDD to stabilize internal bias circuitry.Power and GroundVDD12, 30, 31+5VPower Supply.GND27, 280.0VGround.	V _{REF}	35	+1.235V	Voltage Reference Output/Input . An internal voltage source of +1.235V is output on this pin. An external +1.235V reference may be applied here to override the internal reference. Decoupling VREF to GND with a 0.1µF ceramic capacitor is required.
COMP 34 0.1μF Compensation Capacitor. A 0.1μF ceramic capacitor must be connected between COMP and V _{DD} to stabilize internal bias circuitry. Power and Ground V Power Supply. GND 27, 28 0.0V Ground.	Vref	36	560Ω	$\label{eq:converter} \begin{array}{l} \hline \textbf{Current-Setting Resistor}. \ \mbox{Full-scale output current of each D/A converter is} \\ determined by the value of the resistor connected between R_{REF} and GND. Nominal value of R_{REF} is found from: R_{REF} = 9.1 (V_{REF}/I_{FS})$ where I_{FS} is the full-scale (white) output current (in amps) from the D/A converter (without sync). Sync is 0.4 • I_{FS}. $D/A full-scale (white) current may also be calculated from: I_{FS} = V_{FS}/R_L where V_{FS} is the white voltage level and R_L is the total resistive load (in Ω) on each D/A converter. V_{FS} is the blank to full-scale voltage. } \end{array}$
Power and Ground Power Supply. V _{DD} 12, 30, 31 +5V Power Supply. GND 27, 28 0.0V Ground.	COMP	34	0.1µF	Compensation Capacitor. A $0.1\mu F$ ceramic capacitor must be connected between COMP and V _{DD} to stabilize internal bias circuitry.
V _{DD} 12, 30, 31 +5V Power Supply. GND 27, 28 0.0V Ground.	Power an	d Ground		
GND 27, 28 0.0V Ground .	V _{DD}	12, 30, 31	+5V	Power Supply.
	GND	27, 28	0.0V	Ground.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. *See Figure 4.*

Symbol	Parameter	Min.	Max.	Unit
Power Supply Vo	Itage		•	
V _{DD}	Measured to Ground	-0.5	7.0	V
Inputs				
V _{IN_A}	Applied Voltage, Measured to Ground ⁽¹⁾	-0.5	V _{DD} +0.5	V
I _{IN_F}	Forced Current ^(2, 3)	-10	+10	mA
Outputs				
V _{OUT_A}	Applied Voltage, Measured to Ground ⁽¹⁾	-0.5	V _{DD} +0.5	V
I _{OUT_F}	Forced Current ^(2, 3)	-60	+60	mA
t _{SC}	Short-Circuit Duration, Single Output in HIGH State to Ground		Infinite	S
Temperature				
T _A	Operating Ambient Temperature	-20	+110	°C
TJ	Junction Temperature		+150	°C
TL	Lead Soldering, 10 Seconds		+300	°C
T _{VP}	Vapor Phase Soldering, 1 Minute		+220	°C
T _{STG}	Storage Temperature	-65	+150	°C

Notes:

1. Applied voltage must be current limited to specified range.

2. Forcing voltage must be limited to specified range.

3. Current is specified as conventional current flowing into the device.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Paramete	Parameter		Nom.	Max.	Unit
V _{DD}	Power Supply Voltage		4.75	5.00	5.25	V
f	Conversion Pate	FMS3110			100	Mana
IS	Conversion hate	FMS3115			150	ivisps
+	CLK Bulae width HICH	FMS3110	3.1			
lpwh		FMS3115	2.5		y	ns
		FMS3110	3.1			
lPWL	GLK Pulse-width, LOW	FMS3115	2.5			ns
		FMS3110	10			
lw	GLK Pulse-width	FMS3115	6.6			ns
ts	Input Data Setup Time		1.7			ns
t _h	Input Data Hold Time		0			ns
V _{REF}	Reference Voltage, Exte	rnal	1.000	1.235	1.500	V
Cc	Compensation Capacitor			0.1		μF
R _{LOAD}	Output Load	Output Load		37.5		Ω
V _{IH}	Input Voltage, Logic HIGH		2.0		V _{DD}	V
VIL	Input Voltage, Logic LOV	Input Voltage, Logic LOW			0.8	V
T _A	Ambient Temperature, S	till Air	0		70	°C

-MS31
10 / FI
MS311
5
riple
Video
D/A
Converte
rs, 3x ⁻
10 Bit,
Ms/s

_

Electrical Characteristics

Symbol	Parameter	Conditions ⁽⁶⁾	Min.	Typ. ⁽⁴⁾	Max.	Units
I _{DD}	Power Supply Current ⁽⁵⁾	V _{DD} =Max.			125	mA
PD	Total Power Dissipation ⁽⁵⁾	V _{DD} =Max.			655	mW
Ro	Output Resistance			100		kΩ
Co	Output Capacitance	I _{OUT} =0mA			30	pF
l _{ін}	Input Current HIGH	V _{DD} =Max., V _{IN} =2.4V			-5	μA
IIL	Input Current LOW	V _{DD} =Max., V _{IN} =0.4			+5	μΑ
I _{REF}	V _{REF} Input Bias Current			0	±100	μA
V _{REF}	Reference Voltage Output			1.235		V
V _{oc}	Output Compliance	Referred to V _{DD}	-0.4	0	+1.5	V
C _{DI}	Digital Input Capacitance			4	10	pF

Notes:

4. Values shown are typical for $V_{DD}=+5V$ and $T_{A}=25^{\circ}C$.

5. Minimum and Maximum values with V_{DD} =Max and T_A =Min.

6. V_{REF} =1.235V, R_{LOAD} =37.5 Ω , R_{REF} =540 Ω .

Switching Characteristics

Symbol	Parameter	Conditions ⁽⁸⁾	Min.	Typ. ⁽⁷⁾	Max.	Units
t⊳	Clock to Output Delay	V _{DD} =Min.		10	15	ns
tskew	Output Skew			1	2	ns
t _R	Output Rise Time	10% to 90% of Full Scale			3	ns
t⊨	Output Fall Time	90% to 10% of Full Scale			3	ns

Notes:

7. Values shown are typical for V_{DD} =+5V and T_A=25°C.

8. V_{REF}=1.235V, R_{LOAD}=37.5Ω, R_{REF}=590Ω.

System Performance Characteristics See Figure 3

Symbol	Parameter	Conditions ⁽¹⁰⁾	Min.	Typ. ⁽⁹⁾	Max.	Units
ELI	Integral Linearity Error	V _{DD} , V _{REF} =Nominal		±0.10	±0.25	%/FS
ELD	Differential Linearity Error	V _{DD} , V _{REF} =Nominal		±0.10	±0.25	%/FS
EDM	DAC to DAC Matching	V_{DD} , V_{REF} =Nominal		3	10	%
PSRR	Power Supply Rejection Ratio				0.05	%/%

Notes:

9. Values shown are typical for V_{DD} =+5V and T_A=25°C.

10. $V_{REF}=1.235V$, $R_{LOAD}=37.5\Omega$, $R_{REF}=590\Omega$.



FMS3110 / FMS3115 — Triple Video D/A Converters, 3x10 Bit, Ms/s

Functional Description

Within the FMS3110/3115 are three identical 10-bit D/A converters, each with a current source output. External loads are required to convert the current to voltage outputs. Data inputs RGB7-0 are overridden by the /BLANK input. /SYNC = H activates sync current from I_{OS} for sync-on-green video signals.

Digital Inputs

All digital inputs are TTL-compatible. Data is registered on the rising edge of the CLK signal. Following one stage of pipeline delay, the analog output changes t_{DO} after the rising edge of CLK.

/SYNC and /BLANK

/SYNC and /BLANK inputs control the output level (Figure 7 and Table 1) of the D/A converters during CRT retrace intervals. /BLANK forces the D/A outputs to the blanking level, while /SYNC = L turns off a current source connected to the green D/A converter. /SYNC = H adds a 40 IRE sync pulse to the green output; /SYNC = L sets the green output to 0.0V during the sync tip. /SYNC and /BLANK are registered on the rising edge of CLK.

/BLANK gates the D/A inputs and sets the pedestal voltage. If /BLANK = HIGH, D/A inputs are added to a pedestal, which offsets the current output. If /BLANK = LOW, data inputs and the pedestal are disabled.



Figure 7. Nominal Output Levels

D/A Outputs

Each D/A output is a current source. To obtain a voltage output, a resistor must be to ground. Output voltage depends upon this external resistor, the reference voltage, and the value of the gain-setting resistor connected between R_{REF} and GND.

Normally, a 75 Ω source termination resistor is connected between the D/A current output pin and GND near the D/A converter. A 75 Ω line can be connected with another 75 Ω termination resistor at the far end of the cable. This "double termination" presents the D/A converter a net resistive load of 37.5 Ω .

The FMS3110/3115 may also be operated with a single 75Ω terminating resistor. To lower the output voltage swing to the desired range, the nominal value of the resistor on R_{REF} should be doubled.

Voltage Reference

All three D/A converters are supplied with a common voltage reference. Internal bandgap voltage reference voltage is +1.235V with a $3K\Omega$ source resistance. An external voltage reference may be connected to the V_{REF} pin, overriding the internal voltage reference.

A 0.1 μ F capacitor must be connected between the COMP pin and V_{DD} to stabilize internal bias circuitry and ensure low-noise operation.

Power and Ground

Required power is a single +5.0V supply. To minimize power-supply induced noise, analog +5V should be connected to V_{DD} pins with 0.1 and $0.01 \mu\text{F}$ decoupling capacitors placed adjacent to each V_{DD} pin or pin pair.

The high slew-rate of digital data makes capacitive coupling to the outputs of any D/A converter a potential problem. Since the digital signals contain high-frequency components of the CLK signal, as well as the video output signal, the resulting data feedthrough often looks like harmonic distortion or reduced signal-to-noise performance. All ground pins should be connected to a common solid ground plane for best performance.

Table 1. Output Voltage vs	. Input Code, /SYNC and /BLANK	$(V_{REF}=1.235V, R_{REF}=590\Omega, R_{L}=37.5\Omega)$
----------------------------	--------------------------------	---

	Blue and Red D/As			Green D/A			
ndd ₉₋₀ (WI3DL3D)	/SYNC	/BLANK	V _{OUT}	/SYNC	/BLANK	V _{OUT}	
11 1111 1111	Х	1	0.7140	1	1	1.0000	
11 1111 1111	Х	1	0.7140	0	1	0.7140	
11 1111 1110	X	1	0.7134	1	1	0.9994	
11 1111 1101	Х	1	0.7127	1	1	0.9987	
:	:	:	:	:	:	:	
10 0000 0000	Х	1	0.3843	1	1	0.6703	
01 1111 1111	Х	1	0.3837	1	1	0.6697	
:	:	:	:	:	:	:	
00 0000 0010	Х	1	0.0553	1	1	0.3413	
00 0000 0001	Х	1	0.0546	1	1	0.3406	
00 0000 0000	Х	1	0.0540	1	1	0.3400	
XX XXXX XXXX	Х	0	0.0000	1	0	0.2860	
XX XXXX XXXX	Х	0	0.0000	0	0	0.0000	

Application Information

Figure 8 illustrates a typical FMS3110/3115 interface circuit. In this example, an optional 1.2V bandgap reference is connected to the V_{REF} output, overriding the internal voltage reference source.

Grounding

It is important that the FMS3110/3115 power supply be well-regulated and free of high-frequency noise. Careful power supply decoupling ensures the highest quality video signals at the output of the circuit. The FMS3110/3115 has separate analog and digital circuits. To keep digital system noise from the D/A converter, it is recommended that power supply voltages (V_{DD}) come from the system analog power source and all ground connections (GND) be made to the analog ground plane. Power supply pins should be individually decoupled at the pin.

Printed Circuit Board Layout

Designing with high-performance mixed-signal circuits demands printed circuits with ground planes. Overall system performance is strongly influenced by the board layout. Capacitive coupling from digital to analog circuits may result in poor D/A conversion. Consider the following suggestions when designing the layout:

Keep the critical analog traces (VREF, IREF, COMP, 1 los, lor, log) as short as possible and as far as possible all from diaital signals. The FMS3110/3115 should be located near the board edge, close to the analog output connectors.

- The power plane for the FMS3110/3115 should be 2. separate from that which supplies the digital circuitry. A single power plane should be used for all of the V_{DD} pins. If the power supply for the FMS3110/3115 is the same as that of the system's digital circuitry, power to the FMS3110/3115 should be decoupled with 0.1μ F and 0.01μ F capacitors and isolated with a ferrite bead.
- 3. The ground plane should be solid, not crosshatched. Connections to the ground plane should have very short leads.
- If the digital power supply has a dedicated power 4. plane layer, it should not be placed under the FMS3110/3115, the voltage reference, or the analog outputs. Capacitive coupling of digital power supply noise from this layer to the FMS3110/3115 and its related analog circuitry can have an adverse effect on performance.
- 5. CLK should be handled carefully. Jitter and noise on this clock degrade performance. Terminate the clock line carefully to eliminate overshoot and ringing.

Related Products

- FMS38XX Triple 8-bit 150Msp D/A Converters
- FMS9884A 3x8-bit 140Ms/s A/D Converter



Physical Dimensions

Qumbol	Inches		Millin	Natas	
Symbol	Min.	Max.	Min.	Max.	notes
Α	.055	.063	1.40	1.60	
A1	.001	.005	.05	.15	
A2	.053	.057	1.35	1.45	
В	.006	.010	.17	.27	7
D/E	.346	.362	8.8	9.2	8
D1/E1	.268	.284	6.8	7.2	2
е	.019 BSC		.50	BSC	
L	.017	.029	.45	.75	6
Ν	4	-8	48		4
ND	1	2	12		5
α	0	7	0	7	
000	.004		0.	08	

Notes:

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
- 2. Dimensions "D1" and "E1" do not include mold protrusion. Allowable protrusion is 0.25mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Pin 1 identifier is optional.
- 4. Dimension ND: Number of terminals.
- 5. Dimension ND: Number of terminals per package edge.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum B dimension by more than 0.08mm. Dambar can not be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07mm for 0.4mm and 0.5mm pitch packages.
- To be determined at seating place ÑCÑ 8.



Figure 9. 48-Contact Leadless Quad Flat Package (LMQFP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <u>http://www.fairchildsemi.com/packaging/</u>



SEMICONDUCTOR



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEX	B
Build i	t Now™
CoreP	LUS™
CROS	SVOLT™
CTL ™	L
Currer	nt Transfer Logic™
EcoSF	PARK®
EZCIA	



Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™ FlashWriter^{®*}

FRFET® Global Power Resource^{su} Green FPS™ Green FPS™e-Series™ GTO™ i-Lo™ IntelliMAX™ **ISOPLANAR™** MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™ OPTOLOGIC[®]

FPS™

PDP-SPM™ Power220® POWEREDGE® Power-SPM[™] PowerTrench® Programmable Active Droop™ QFÉT® QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM[®] STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™_6 SuperSOT™-8

SupreMOS™ SvncFET™ Syncreit and B System [®] General The Power Franchise[®] p, wer franchise TinyBoost™ TinyBuck™ TinyLogic® **TINYOPTO™** TinyPower™ TinyPWM™ TinyWire™ µSerDes™ UHC® Ultra FRFET™

UniFET™

VСХ™

* EZSWITCH™ and FlashWriter[®] are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

PRODUCT STATUS DEFINITIONS

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.