



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



KV11 Sub-Family Reference Manual

Supports: MKV11Z128VLH7, MKV11Z128VLF7, MKV11Z128VLC7,
MKV11Z128VFM7, MKV11Z64VLH7, MKV11Z64VLF7,
MKV11Z64VLC7, MKV11Z64VFM7, MKV10Z64VLH7,
MKV10Z64VLF7, MKV10Z64VLC7, MKV10Z64VFM7,
MKV10Z128VLH7, MKV10Z128VLF7, MKV10Z128VLC7,
MKV10Z128VFM7, MKV11Z128VLH7P, MKV11Z128VLF7P,
MKV11Z128VLC7P, MKV11Z128VFM7P, MKV10Z64VLH7P,
MKV10Z64VLF7P, MKV10Z64VLC7P, MKV10Z64VFM7P

Document Number: KV11P64M75RM
Rev. 4, May 2017





Contents

Section number	Title	Page
----------------	-------	------

Chapter 1 About This Document

1.1	Overview.....	39
1.1.1	Purpose.....	39
1.1.2	Audience.....	39
1.2	Conventions.....	39
1.2.1	Numbering systems.....	39
1.2.2	Typographic notation.....	40
1.2.3	Special terms.....	40

Chapter 2 Introduction

2.1	Overview.....	41
2.2	Module Functional Categories.....	41
2.2.1	ARM Cortex-M0+ Core Modules.....	42
2.2.2	System Modules.....	43
2.2.3	Memories and Memory Interfaces.....	44
2.2.4	Clocks.....	44
2.2.5	Security and Integrity modules.....	44
2.2.6	Analog modules.....	44
2.2.7	Timer modules.....	45
2.2.8	Communication interfaces.....	46
2.2.9	Human-machine interfaces.....	46
2.2.10	Kinetis Motor Suite (KMS).....	46
2.3	Orderable part numbers.....	47

Chapter 3 Chip Configuration

3.1	Introduction.....	49
3.2	Module to Module Interconnects.....	49

Section number	Title	Page
3.2.1	Module to Module interconnections.....	49
3.3	Core Modules.....	57
3.3.1	ARM Cortex-M0+ Core Configuration.....	57
3.3.2	Nested Vectored Interrupt Controller (NVIC) Configuration.....	60
3.3.3	Asynchronous wake-up interrupt controller (AWIC) configuration.....	64
3.4	System Modules.....	65
3.4.1	SIM Configuration.....	65
3.4.2	Flashloader configuration.....	66
3.4.3	System Mode Controller (SMC) Configuration.....	66
3.4.4	PMC Configuration.....	67
3.4.5	Low-Leakage Wake-up Unit (LLWU) Configuration.....	68
3.4.6	MMDVSQ Configuration.....	70
3.4.7	MCM Configuration.....	71
3.4.8	Crossbar-Light Switch Configuration.....	72
3.4.9	Peripheral Bridge Configuration.....	73
3.4.10	DMA request multiplexer configuration.....	74
3.4.11	DMA Controller Configuration.....	77
3.4.12	DMA Channel output assignments.....	77
3.4.13	External Watchdog Monitor (EWM) Configuration.....	78
3.4.14	Watchdog Configuration.....	79
3.5	Clock Modules.....	81
3.5.1	MCG Configuration.....	81
3.5.2	OSC Configuration.....	82
3.6	Memories and Memory Interfaces.....	83
3.6.1	Flash Memory Configuration.....	83
3.6.2	Flash Memory Controller Configuration.....	87
3.6.3	SRAM Configuration.....	88
3.7	Security.....	90
3.7.1	CRC Configuration.....	90

Section number	Title	Page
3.8	Analog.....	91
3.8.1	16-bit SAR ADC Configuration.....	91
3.8.2	CMP Configuration.....	95
3.8.3	12-bit DAC Configuration.....	98
3.9	Timers.....	99
3.9.1	FlexTimer Configuration.....	99
3.9.2	Low-power timer configuration.....	108
3.9.3	PDB Configuration.....	109
3.10	Communication interfaces.....	113
3.10.1	SPI configuration.....	113
3.10.2	I2C Configuration.....	116
3.10.3	UART Configuration.....	117
3.10.4	FlexCAN Configuration.....	119
3.11	Human-machine interfaces (HMI).....	121
3.11.1	GPIO Configuration.....	121
3.12	Kinetis Motor Suite Configuration.....	122
3.12.1	KMS configuration.....	122
3.12.2	Configuration of the production MCUs.....	123
3.12.3	KMS Library.....	124
3.12.4	Library Protection.....	124
3.12.5	Flash protection.....	125

Chapter 4 Memory Map

4.1	Introduction.....	127
4.2	System memory map.....	127
4.3	Flash Memory Map.....	128
4.3.1	Alternate Non-Volatile IRC User Trim Description.....	128
4.4	SRAM memory map.....	129
4.5	Bit Manipulation Engine.....	129

Section number	Title	Page
4.6	Peripheral bridge (AIPS-Lite) memory map.....	130
4.6.1	Read-after-write sequence and required serialization of memory operations.....	130
4.6.2	Peripheral Bridge (AIPS-Lite) Memory Map.....	131
4.6.3	Modules Restricted Access in User Mode.....	134
4.7	Private Peripheral Bus (PPB) memory map.....	134

Chapter 5 Clock Distribution

5.1	Introduction.....	137
5.2	Programming model.....	137
5.3	High-level device clocking diagram.....	137
5.4	Clock definitions.....	138
5.4.1	Device clock summary.....	139
5.5	Internal clocking requirements.....	140
5.5.1	Clock divider values after reset.....	141
5.5.2	VLPR mode clocking.....	142
5.6	Clock Gating.....	142
5.7	Module clocks.....	142
5.7.1	PMC 1-kHz LPO clock.....	144
5.7.2	WDOG clocking.....	144
5.7.3	LPTMR clocking.....	144
5.7.4	FlexCAN clocking.....	145
5.7.5	Flex Timer (FTM) clocking.....	145
5.7.6	UART clocking.....	146
5.7.7	SPI clocking.....	147
5.7.8	ADC clocking.....	148

Chapter 6 Reset and Boot

6.1	Introduction.....	149
6.2	Reset.....	149

Section number	Title	Page
6.2.1	Power-on reset (POR).....	150
6.2.2	System reset sources.....	150
6.2.3	MCU Resets.....	153
6.2.4	Reset Pin	154
6.2.5	Debug resets.....	155
6.3	Boot.....	156
6.3.1	Boot sources.....	156
6.3.2	FOPT boot options.....	156
6.3.3	Boot sequence.....	157

Chapter 7 Power Management

7.1	Introduction.....	159
7.2	Clocking Modes.....	159
7.2.1	Partial Stop.....	159
7.2.2	DMA Wakeup.....	160
7.2.3	Compute Operation.....	161
7.2.4	Peripheral Doze.....	162
7.2.5	Clock Gating.....	163
7.3	Power modes.....	163
7.4	Entering and exiting power modes.....	165
7.5	Module Operation in Low Power Modes.....	165

Chapter 8 Security

8.1	Introduction.....	169
8.2	Flash Security.....	169
8.3	Security Interactions with other Modules.....	169
8.3.1	Security Interactions with Debug.....	170

Chapter 9 Debug

9.1	Introduction.....	171
-----	-------------------	-----

Section number	Title	Page
9.2	Debug Port Pin Descriptions.....	171
9.3	SWD status and control registers.....	172
9.3.1	MDM-AP Control Register.....	173
9.3.2	MDM-AP Status Register.....	174
9.4	Debug Resets.....	176
9.5	Micro Trace Buffer (MTB).....	176
9.6	Debug in Low-Power Modes.....	177
9.7	Debug & Security.....	178

Chapter 10 Signal Multiplexing and Signal Descriptions

10.1	Introduction.....	179
10.2	Signal Multiplexing Integration.....	179
10.2.1	Port control and interrupt module features.....	180
10.2.2	Clock gating.....	181
10.2.3	Signal multiplexing constraints.....	181
10.3	Pinout.....	181
10.3.1	KV11 Signal Multiplexing and Pin Assignments.....	181
10.3.2	KV11 Pinouts.....	184
10.4	Module Signal Description Tables.....	188
10.4.1	Core Modules.....	188
10.4.2	System Modules.....	189
10.4.3	Clock Modules.....	189
10.4.4	Memories and Memory Interfaces.....	189
10.4.5	Analog.....	189
10.4.6	Timer Modules.....	191
10.4.7	Communication Interfaces.....	193
10.4.8	Human-Machine Interfaces (HMI).....	194

Chapter 11 Port Control and Interrupts (PORT)

Section number	Title	Page
11.1	Introduction.....	195
11.2	Overview.....	195
11.2.1	Features.....	195
11.2.2	Modes of operation.....	196
11.3	External signal description.....	197
11.4	Detailed signal description.....	197
11.5	Memory map and register definition.....	197
11.5.1	Pin Control Register n (PORTx_PCRn).....	203
11.5.2	Global Pin Control Low Register (PORTx_GPCLR).....	206
11.5.3	Global Pin Control High Register (PORTx_GPCHR).....	206
11.5.4	Interrupt Status Flag Register (PORTx_ISFR).....	207
11.6	Functional description.....	207
11.6.1	Pin control.....	207
11.6.2	Global pin control.....	208
11.6.3	External interrupts.....	208

Chapter 12 System Integration Module (SIM)

12.1	Introduction.....	211
12.1.1	Features.....	211
12.2	Memory map and register definition.....	212
12.2.1	System Options Register 1 (SIM_SOPT1).....	213
12.2.2	System Options Register 2 (SIM_SOPT2).....	214
12.2.3	System Options Register 4 (SIM_SOPT4).....	215
12.2.4	System Options Register 5 (SIM_SOPT5).....	218
12.2.5	Systems Option Register 6 (SIM_SOPT6).....	220
12.2.6	System Options Register 7 (SIM_SOPT7).....	222
12.2.7	System Options Register 8 (SIM_SOPT8).....	225
12.2.8	System Options Register 9 (SIM_SOPT9).....	228
12.2.9	System Device Identification Register (SIM_SDID).....	229

Section number	Title	Page
12.2.10	System Clock Gating Control Register 4 (SIM_SCGC4).....	231
12.2.11	System Clock Gating Control Register 5 (SIM_SCGC5).....	232
12.2.12	System Clock Gating Control Register 6 (SIM_SCGC6).....	234
12.2.13	System Clock Gating Control Register 7 (SIM_SCGC7).....	236
12.2.14	System Clock Divider Register 1 (SIM_CLKDIV1).....	237
12.2.15	Flash Configuration Register 1 (SIM_FCFG1).....	239
12.2.16	Flash Configuration Register 2 (SIM_FCFG2).....	240
12.2.17	Unique Identification Register Mid-High (SIM_UIDMH).....	241
12.2.18	Unique Identification Register Mid Low (SIM_UIDML).....	242
12.2.19	Unique Identification Register Low (SIM_UIDL).....	242
12.2.20	WDOG Control Register (SIM_WDOGC).....	243
12.3	Functional description.....	243

Chapter 13 Kinetis Flashloader

13.1	Introduction.....	245
13.2	Functional Description.....	246
13.2.1	Memory Maps.....	246
13.2.2	Start-up Process.....	247
13.2.3	Clock Configuration.....	248
13.2.4	Flashloader Protocol.....	248
13.2.5	Flashloader Packet Types.....	253
13.2.6	Flashloader Command API.....	259
13.3	Peripherals Supported.....	275
13.3.1	I2C Peripheral.....	275
13.3.2	SPI Peripheral.....	276
13.3.3	UART Peripheral.....	278
13.3.4	CAN (or FlexCAN) Peripheral.....	281
13.4	Get/SetProperty Command Properties.....	283
13.4.1	Property Definitions.....	284

Section number	Title	Page
13.5	Kinetis Flashloader Status Error Codes.....	286

Chapter 14 System Mode Controller (SMC)

14.1	Introduction.....	289
14.2	Modes of operation.....	289
14.3	Memory map and register descriptions.....	291
14.3.1	Power Mode Protection register (SMC_PMPROT).....	292
14.3.2	Power Mode Control register (SMC_PMCTRL).....	293
14.3.3	Stop Control Register (SMC_STOPCTRL).....	294
14.3.4	Power Mode Status register (SMC_PMSTAT).....	296
14.4	Functional description.....	296
14.4.1	Power mode transitions.....	296
14.4.2	Power mode entry/exit sequencing.....	298
14.4.3	Run modes.....	300
14.4.4	Wait modes.....	302
14.4.5	Stop modes.....	303
14.4.6	Debug in low power modes.....	305

Chapter 15 Power Management Controller (PMC)

15.1	Introduction.....	307
15.2	Features.....	307
15.3	Low-voltage detect (LVD) system.....	307
15.3.1	LVD reset operation.....	308
15.3.2	LVD interrupt operation.....	308
15.3.3	Low-voltage warning (LVW) interrupt operation.....	308
15.4	I/O retention.....	309
15.5	Memory map and register descriptions.....	309
15.5.1	Low Voltage Detect Status And Control 1 register (PMC_LVDSC1).....	310
15.5.2	Low Voltage Detect Status And Control 2 register (PMC_LVDSC2).....	311

Section number	Title	Page
15.5.3	Regulator Status And Control register (PMC_REGSC).....	312
Chapter 16 Low-Leakage Wakeup Unit (LLWU)		
16.1	Introduction.....	315
16.1.1	Features.....	315
16.1.2	Modes of operation.....	316
16.1.3	Block diagram.....	316
16.2	LLWU signal descriptions.....	318
16.3	Memory map/register definition.....	318
16.3.1	LLWU Pin Enable 1 register (LLWU_PE1).....	319
16.3.2	LLWU Pin Enable 2 register (LLWU_PE2).....	320
16.3.3	LLWU Pin Enable 3 register (LLWU_PE3).....	321
16.3.4	LLWU Pin Enable 4 register (LLWU_PE4).....	322
16.3.5	LLWU Pin Enable 5 register (LLWU_PE5).....	323
16.3.6	LLWU Pin Enable 6 register (LLWU_PE6).....	325
16.3.7	LLWU Pin Enable 7 register (LLWU_PE7).....	326
16.3.8	LLWU Pin Enable 8 register (LLWU_PE8).....	327
16.3.9	LLWU Module Enable register (LLWU_ME).....	328
16.3.10	LLWU Pin Flag 1 register (LLWU_PF1).....	329
16.3.11	LLWU Pin Flag 2 register (LLWU_PF2).....	331
16.3.12	LLWU Pin Flag 3 register (LLWU_PF3).....	333
16.3.13	LLWU Pin Flag 4 register (LLWU_PF4).....	334
16.3.14	LLWU Module Flag 5 register (LLWU_MF5).....	336
16.3.15	LLWU Pin Filter 1 register (LLWU_FILT1).....	338
16.3.16	LLWU Pin Filter 2 register (LLWU_FILT2).....	339
16.4	Functional description.....	340
16.4.1	VLLS modes.....	340
16.4.2	Initialization.....	341

Chapter 17

Section number	Title	Page
Reset Control Module (RCM)		
17.1	Introduction.....	343
17.2	Reset memory map and register descriptions.....	343
17.2.1	System Reset Status Register 0 (RCM_SRS0).....	344
17.2.2	System Reset Status Register 1 (RCM_SRS1).....	345
17.2.3	Reset Pin Filter Control register (RCM_RPFC).....	346
17.2.4	Reset Pin Filter Width register (RCM_RPFW).....	347
Chapter 18		
Bit Manipulation Engine (BME)		
18.1	Introduction.....	349
18.1.1	Overview.....	350
18.1.2	Features.....	350
18.1.3	Modes of operation.....	351
18.2	Memory map and register definition.....	351
18.3	Functional description.....	351
18.3.1	BME decorated stores.....	352
18.3.2	BME decorated loads.....	359
18.3.3	Additional details on decorated addresses and GPIO accesses.....	365
18.4	Application information.....	366
Chapter 19		
Memory-Mapped Divide and Square Root (MMDVSQ)		
19.1	Introduction.....	369
19.1.1	Features.....	369
19.1.2	Block diagram.....	370
19.1.3	Modes of operation.....	371
19.2	External signal description.....	372
19.3	Memory map and register definition.....	372
19.3.1	Dividend Register (MMDVSQ_DEND).....	373
19.3.2	Divisor Register (MMDVSQ_DSOR).....	373
19.3.3	Control/Status Register (MMDVSQ_CSR).....	375

Section number	Title	Page
19.3.4	Result Register (MMDVSQ_RES).....	378
19.3.5	Radicand Register (MMDVSQ_RCND).....	378
19.4	Functional description.....	379
19.4.1	Algorithms.....	379
19.4.2	Execution times.....	382
19.4.3	Software interface.....	384

Chapter 20 Miscellaneous Control Module (MCM)

20.1	Introduction.....	387
20.1.1	Features.....	387
20.2	Memory map/register descriptions.....	387
20.2.1	Crossbar Switch (AXBS) Slave Configuration (MCM_PLASC).....	388
20.2.2	Crossbar Switch (AXBS) Master Configuration (MCM_PLAMC).....	388
20.2.3	Platform Control Register (MCM_PLACR).....	389
20.2.4	Compute Operation Control Register (MCM_CPO).....	392

Chapter 21 Micro Trace Buffer (MTB)

21.1	Introduction.....	395
21.1.1	Overview.....	395
21.1.2	Features.....	397
21.1.3	Modes of operation.....	398
21.2	External signal description.....	398
21.3	Memory map and register definition.....	399
21.3.1	MTB_RAM Memory Map.....	400
21.3.2	MTB_DWT Memory Map.....	412
21.3.3	System ROM Memory Map.....	422

Chapter 22 Crossbar Switch Lite (AXBS-Lite)

22.1	Introduction.....	427
22.1.1	Features.....	427

Section number	Title	Page
22.2	Memory Map / Register Definition.....	428
22.3	Functional Description.....	428
22.3.1	General operation.....	428
22.3.2	Arbitration.....	429
22.4	Initialization/application information.....	430

Chapter 23 Peripheral Bridge (AIPS-Lite)

23.1	Introduction.....	431
23.1.1	Features.....	431
23.1.2	General operation.....	431
23.2	Memory map/register definition.....	432
23.3	Functional description.....	432
23.3.1	Access support.....	432

Chapter 24 Direct Memory Access Multiplexer (DMAMUX)

24.1	Introduction.....	433
24.1.1	Overview.....	433
24.1.2	Features.....	434
24.1.3	Modes of operation.....	434
24.2	External signal description.....	435
24.3	Memory map/register definition.....	435
24.3.1	Channel Configuration register (DMAMUX_CHCFG _n).....	435
24.4	Functional description.....	436
24.4.1	Always-enabled DMA sources.....	436
24.5	Initialization/application information.....	438
24.5.1	Reset.....	438
24.5.2	Enabling and configuring sources.....	438

Chapter 25 Enhanced Direct Memory Access (eDMA)

25.1	Introduction.....	441
------	-------------------	-----

Section number	Title	Page
25.1.1	eDMA system block diagram.....	441
25.1.2	Block parts.....	442
25.1.3	Features.....	443
25.2	Modes of operation.....	444
25.3	Memory map/register definition.....	445
25.3.1	TCD memory.....	445
25.3.2	TCD initialization.....	445
25.3.3	TCD structure.....	445
25.3.4	Reserved memory and bit fields.....	446
25.3.5	Control Register (DMA_CR).....	452
25.3.6	Error Status Register (DMA_ES).....	455
25.3.7	Enable Request Register (DMA_ERQ).....	457
25.3.8	Enable Error Interrupt Register (DMA_EEI).....	459
25.3.9	Clear Enable Error Interrupt Register (DMA_CEEI).....	460
25.3.10	Set Enable Error Interrupt Register (DMA_SEEI).....	461
25.3.11	Clear Enable Request Register (DMA_CERQ).....	462
25.3.12	Set Enable Request Register (DMA_SERQ).....	463
25.3.13	Clear DONE Status Bit Register (DMA_CDNE).....	464
25.3.14	Set START Bit Register (DMA_SSRT).....	465
25.3.15	Clear Error Register (DMA_CERR).....	466
25.3.16	Clear Interrupt Request Register (DMA_CINT).....	467
25.3.17	Interrupt Request Register (DMA_INT).....	468
25.3.18	Error Register (DMA_ERR).....	469
25.3.19	Hardware Request Status Register (DMA_HRS).....	471
25.3.20	Enable Asynchronous Request in Stop Register (DMA_EARS).....	473
25.3.21	Channel n Priority Register (DMA_DCHPRIn).....	474
25.3.22	TCD Source Address (DMA_TCDn_SADDR).....	475
25.3.23	TCD Signed Source Address Offset (DMA_TCDn_SOFF).....	475
25.3.24	TCD Transfer Attributes (DMA_TCDn_ATTR).....	476

Section number	Title	Page
25.3.25	TCD Minor Byte Count (Minor Loop Mapping Disabled) (DMA_TCDn_NBYTES_MLNO).....	477
25.3.26	TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled) (DMA_TCDn_NBYTES_MLOFFNO).....	477
25.3.27	TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled) (DMA_TCDn_NBYTES_MLOFFYES).....	479
25.3.28	TCD Last Source Address Adjustment (DMA_TCDn_SLAST).....	480
25.3.29	TCD Destination Address (DMA_TCDn_DADDR).....	480
25.3.30	TCD Signed Destination Address Offset (DMA_TCDn_DOFF).....	481
25.3.31	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCDn_CITER_ELINKYES).....	481
25.3.32	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCDn_CITER_ELINKNO).....	483
25.3.33	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCDn_DLASTSGA).....	484
25.3.34	TCD Control and Status (DMA_TCDn_CSR).....	484
25.3.35	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCDn_BITER_ELINKYES).....	487
25.3.36	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCDn_BITER_ELINKNO).....	488
25.4	Functional description.....	489
25.4.1	eDMA basic data flow.....	489
25.4.2	Fault reporting and handling.....	492
25.4.3	Channel preemption.....	494
25.4.4	Performance.....	494
25.5	Initialization/application information.....	499
25.5.1	eDMA initialization.....	499
25.5.2	Programming errors.....	501
25.5.3	Arbitration mode considerations.....	501
25.5.4	Performing DMA transfers.....	502
25.5.5	Monitoring transfer descriptor status.....	506
25.5.6	Channel Linking.....	508

Section number	Title	Page
25.5.7	Dynamic programming.....	509

Chapter 26 External Watchdog Monitor (EWM)

26.1	Introduction.....	513
26.1.1	Features.....	513
26.1.2	Modes of Operation.....	514
26.1.3	Block Diagram.....	515
26.2	EWM Signal Descriptions.....	515
26.3	Memory Map/Register Definition.....	516
26.3.1	Control Register (EWM_CTRL).....	516
26.3.2	Service Register (EWM_SERV).....	517
26.3.3	Compare Low Register (EWM_CMPL).....	517
26.3.4	Compare High Register (EWM_CMPH).....	518
26.3.5	Clock Control Register (EWM_CLKCTRL).....	519
26.3.6	Clock Prescaler Register (EWM_CLKPRESCALER).....	519
26.4	Functional Description.....	520
26.4.1	The EWM_out Signal.....	520
26.4.2	The EWM_in Signal.....	521
26.4.3	EWM Counter.....	521
26.4.4	EWM Compare Registers.....	522
26.4.5	EWM Refresh Mechanism.....	522
26.4.6	EWM Interrupt.....	522
26.4.7	Selecting the EWM counter clock.....	523
26.4.8	Counter clock prescaler.....	523

Chapter 27 Watchdog Timer (WDOG)

27.1	Introduction.....	525
27.2	Features.....	525
27.3	Functional overview.....	526

Section number	Title	Page
27.3.1	Unlocking and updating the watchdog.....	528
27.3.2	Watchdog configuration time (WCT).....	529
27.3.3	Refreshing the watchdog.....	530
27.3.4	Windowed mode of operation.....	530
27.3.5	Watchdog disabled mode of operation.....	530
27.3.6	Low-power modes of operation.....	530
27.3.7	Debug modes of operation.....	531
27.4	Testing the watchdog.....	531
27.4.1	Quick test.....	532
27.4.2	Byte test.....	532
27.5	Backup reset generator.....	534
27.6	Generated resets and interrupts.....	534
27.7	Memory map and register definition.....	535
27.7.1	Watchdog Status and Control Register High (WDOG_STCTRLH).....	536
27.7.2	Watchdog Status and Control Register Low (WDOG_STCTRL).....	537
27.7.3	Watchdog Time-out Value Register High (WDOG_TOVALH).....	538
27.7.4	Watchdog Time-out Value Register Low (WDOG_TOVAL).....	538
27.7.5	Watchdog Window Register High (WDOG_WINH).....	539
27.7.6	Watchdog Window Register Low (WDOG_WINL).....	539
27.7.7	Watchdog Refresh register (WDOG_REFRESH).....	540
27.7.8	Watchdog Unlock register (WDOG_UNLOCK).....	540
27.7.9	Watchdog Timer Output Register High (WDOG_TMROUTH).....	540
27.7.10	Watchdog Timer Output Register Low (WDOG_TMROUTL).....	541
27.7.11	Watchdog Reset Count register (WDOG_RSTCNT).....	541
27.7.12	Watchdog Prescaler register (WDOG_PRESC).....	541
27.8	Watchdog operation with 8-bit access.....	542
27.8.1	General guideline.....	542
27.8.2	Refresh and unlock operations with 8-bit access.....	542
27.9	Restrictions on watchdog operation.....	543

Section number	Title	Page
Chapter 28		
Multipurpose Clock Generator (MCG)		
28.1	Introduction.....	547
28.1.1	Features.....	547
28.1.2	Modes of Operation.....	549
28.2	External Signal Description.....	550
28.3	Memory Map/Register Definition.....	550
28.3.1	MCG Control 1 Register (MCG_C1).....	550
28.3.2	MCG Control 2 Register (MCG_C2).....	551
28.3.3	MCG Control 3 Register (MCG_C3).....	553
28.3.4	MCG Control 4 Register (MCG_C4).....	553
28.3.5	MCG Control 5 Register (MCG_C5).....	554
28.3.5	MCG Control 6 Register (MCG_C6).....	555
28.3.6	MCG Status Register (MCG_S).....	555
28.3.7	MCG Status and Control Register (MCG_SC).....	556
28.3.8	MCG Auto Trim Compare Value High Register (MCG_ATCVH).....	558
28.3.9	MCG Auto Trim Compare Value Low Register (MCG_ATCVL).....	558
28.4	Functional description.....	558
28.4.1	MCG mode state diagram.....	558
28.4.2	Low-power bit usage.....	561
28.4.3	MCG Internal Reference Clocks.....	562
28.4.4	External Reference Clock.....	562
28.4.5	MCG Fixed Frequency Clock	563
28.4.6	MCG Auto TRIM (ATM).....	563
28.5	Initialization / Application information.....	564
28.5.1	MCG module initialization sequence.....	565
28.5.2	Using a 32.768 kHz reference.....	567
28.5.3	MCG mode switching.....	567

Chapter 29

Section number	Title	Page
Oscillator (OSC)		
29.1	Introduction.....	569
29.2	Features and Modes.....	569
29.3	Block Diagram.....	570
29.4	OSC Signal Descriptions.....	570
29.5	External Crystal / Resonator Connections.....	571
29.6	External Clock Connections.....	572
29.7	Memory Map/Register Definitions.....	573
29.7.1	OSC Memory Map/Register Definition.....	573
29.8	Functional Description.....	574
29.8.1	OSC module states.....	574
29.8.2	OSC module modes.....	576
29.8.3	Counter.....	578
29.8.4	Reference clock pin requirements.....	578
29.9	Reset.....	578
29.10	Low power modes operation.....	579
29.11	Interrupts.....	579
Chapter 30		
Flash Memory Controller (FMC)		
30.1	Introduction.....	581
30.1.1	Overview.....	581
30.1.2	Features.....	581
30.2	Modes of operation.....	582
30.3	External signal description.....	582
30.4	Memory map and register descriptions.....	582
30.5	Functional description.....	582
Chapter 31		
Flash Memory Module (FTFA)		
31.1	Introduction.....	585
31.1.1	Features.....	586

Section number	Title	Page
31.1.2	Block Diagram.....	586
31.1.3	Glossary.....	587
31.2	External Signal Description.....	588
31.3	Memory Map and Registers.....	588
31.3.1	Flash Configuration Field Description.....	588
31.3.2	Program Flash IFR Map.....	589
31.3.3	Register Descriptions.....	590
31.4	Functional Description.....	602
31.4.1	Flash Protection.....	603
31.4.2	Flash Access Protection.....	603
31.4.3	Interrupts.....	605
31.4.4	Flash Operation in Low-Power Modes.....	606
31.4.5	Flash Reads and Ignored Writes.....	606
31.4.6	Read While Write (RWW).....	606
31.4.7	Flash Program and Erase.....	607
31.4.8	Flash Command Operations.....	607
31.4.9	Margin Read Commands.....	610
31.4.10	Flash Command Description.....	611
31.4.11	Security.....	628
31.4.12	Reset Sequence.....	630

Chapter 32

Cyclic Redundancy Check (CRC)

32.1	Introduction.....	631
32.1.1	Features.....	631
32.1.2	Block diagram.....	631
32.1.3	Modes of operation.....	632
32.2	Memory map and register descriptions.....	632
32.2.1	CRC Data register (CRC_DATA).....	633
32.2.2	CRC Polynomial register (CRC_GPOLY).....	634

Section number	Title	Page
32.2.3	CRC Control register (CRC_CTRL).....	634
32.3	Functional description.....	635
32.3.1	CRC initialization/reinitialization.....	635
32.3.2	CRC calculations.....	636
32.3.3	Transpose feature.....	637
32.3.4	CRC result complement.....	639

Chapter 33

Analog-to-Digital Converter (ADC)

33.1	Introduction.....	641
33.1.1	Features.....	641
33.1.2	Block diagram.....	642
33.2	ADC signal descriptions.....	643
33.2.1	Analog Power (VDDA).....	644
33.2.2	Analog Ground (VSSA).....	644
33.2.3	Voltage Reference Select.....	644
33.2.4	Analog Channel Inputs (ADx).....	645
33.2.5	Differential Analog Channel Inputs (DADx).....	645
33.3	Memory map and register definitions.....	645
33.3.1	ADC Status and Control Registers 1 (ADCx_SC1n).....	647
33.3.2	ADC Configuration Register 1 (ADCx_CFG1).....	651
33.3.3	ADC Configuration Register 2 (ADCx_CFG2).....	653
33.3.4	ADC Data Result Register (ADCx_Rn).....	654
33.3.5	Compare Value Registers (ADCx_CVn).....	655
33.3.6	Status and Control Register 2 (ADCx_SC2).....	656
33.3.7	Status and Control Register 3 (ADCx_SC3).....	658
33.3.8	ADC Offset Correction Register (ADCx_OFS).....	659
33.3.9	ADC Plus-Side Gain Register (ADCx_PG).....	660
33.3.10	ADC Minus-Side Gain Register (ADCx_MG).....	661
33.3.11	ADC Plus-Side General Calibration Value Register (ADCx_CLPD).....	661

Section number	Title	Page
33.3.12	ADC Plus-Side General Calibration Value Register (ADCx_CLPS).....	662
33.3.13	ADC Plus-Side General Calibration Value Register (ADCx_CLP4).....	662
33.3.14	ADC Plus-Side General Calibration Value Register (ADCx_CLP3).....	663
33.3.15	ADC Plus-Side General Calibration Value Register (ADCx_CLP2).....	663
33.3.16	ADC Plus-Side General Calibration Value Register (ADCx_CLP1).....	664
33.3.17	ADC Plus-Side General Calibration Value Register (ADCx_CLP0).....	664
33.3.18	ADC Minus-Side General Calibration Value Register (ADCx_CLMD).....	665
33.3.19	ADC Minus-Side General Calibration Value Register (ADCx_CLMS).....	665
33.3.20	ADC Minus-Side General Calibration Value Register (ADCx_CLM4).....	666
33.3.21	ADC Minus-Side General Calibration Value Register (ADCx_CLM3).....	666
33.3.22	ADC Minus-Side General Calibration Value Register (ADCx_CLM2).....	667
33.3.23	ADC Minus-Side General Calibration Value Register (ADCx_CLM1).....	667
33.3.24	ADC Minus-Side General Calibration Value Register (ADCx_CLM0).....	668
33.4	Functional description.....	668
33.4.1	Clock select and divide control.....	669
33.4.2	Voltage reference selection.....	670
33.4.3	Hardware trigger and channel selects.....	670
33.4.4	Conversion control.....	671
33.4.5	Automatic compare function.....	679
33.4.6	Calibration function.....	680
33.4.7	User-defined offset function.....	682
33.4.8	Temperature sensor.....	683
33.4.9	MCU wait mode operation.....	684
33.4.10	MCU Normal Stop mode operation.....	684
33.4.11	MCU Low-Power Stop mode operation.....	685
33.5	Initialization information.....	686
33.5.1	ADC module initialization example.....	686
33.6	Application information.....	688
33.6.1	External pins and routing.....	688

Section number	Title	Page
33.6.2	Sources of error.....	690
Chapter 34 Comparator (CMP)		
34.1	Introduction.....	695
34.1.1	CMP features.....	695
34.1.2	6-bit DAC key features.....	696
34.1.3	ANMUX key features.....	696
34.1.4	CMP, DAC and ANMUX diagram.....	697
34.1.5	CMP block diagram.....	698
34.2	Memory map/register definitions.....	700
34.2.1	CMP Control Register 0 (CMPx_CR0).....	700
34.2.2	CMP Control Register 1 (CMPx_CR1).....	701
34.2.3	CMP Filter Period Register (CMPx_FPR).....	703
34.2.4	CMP Status and Control Register (CMPx_SCR).....	703
34.2.5	DAC Control Register (CMPx_DACCR).....	704
34.2.6	MUX Control Register (CMPx_MUXCR).....	705
34.3	Functional description.....	706
34.3.1	CMP functional modes.....	706
34.3.2	Power modes.....	715
34.3.3	Startup and operation.....	716
34.3.4	Low-pass filter.....	716
34.4	CMP interrupts.....	719
34.5	DMA support.....	719
34.6	CMP Asynchronous DMA support.....	719
34.7	Digital-to-analog converter.....	720
34.8	DAC functional description.....	720
34.8.1	Voltage reference source select.....	720
34.9	DAC resets.....	721
34.10	DAC clocks.....	721