mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



KTFRDMPF1550EVMUG FRDM-PF1550EVM evaluation board Rev. 2.0 — 7 March 2018

User guide

1 FRDM-PF1550EVM



aaa-027028



FRDM-PF1550EVM evaluation board

2 Important notice

NXP provides the enclosed product(s) under the following conditions:

This evaluation kit is intended for use of ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY. It is provided as a sample IC pre-soldered to a printed circuit board to make it easier to access inputs, outputs, and supply terminals. This evaluation board may be used with any development system or other source of I/O signals by simply connecting it to the host MCU or computer board via off-theshelf cables. This evaluation board is not a Reference Design and is not intended to represent a final design recommendation for any particular application. Final device in an application will be heavily dependent on proper printed circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The goods provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end product incorporating the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. In order to minimize risks associated with the customers applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

Should this evaluation kit not meet the specifications indicated in the kit, it may be returned within 30 days from the date of delivery and will be replaced by a new kit.

NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical", must be validated for each customer application by customer's technical experts.

NXP does not convey any license under its patent rights nor the rights of others. NXP products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the NXP product could create a situation where personal injury or death may occur.

Should the Buyer purchase or use NXP products for any such unintended or unauthorized application, the Buyer shall indemnify and hold NXP and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges NXP was negligent regarding the design or manufacture of the part.

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © NXP B.V. 2018.

KTFRDMPF1550EVMUG

FRDM-PF1550EVM evaluation board

3 Overview of the PF1550 PMIC development environment

NXP offers a combination of boards that support the evaluation of the PF1550 PMIC.

The FRDM-PF1550EVM boards serve as an evaluation platform that allow users to test and demo designs that incorporate the PF1550 PMIC. The evaluation board contains a preconfigured MC34PF1550 device and provides numerous jumpers and test points that allow users to tailor the evaluation to their needs.

The kit comes with a FRDM-KL25Z already mounted and loaded with compatible microcode. The FRDM-KL25Z's primary function is to control communication between the evaluation board and a PC.

4 Getting started

The NXP analog product development boards provide an easy-to-use platform for evaluating NXP products. The boards support a range of analog, mixed-signal and power solutions. They incorporate monolithic integrated circuits and system-in-package devices that use proven high-volume technology. NXP products offer longer battery life, a smaller form factor, reduced component counts, lower cost and improved performance in powering state-of-the-art systems.

The tool summary page for FRDM-PF1550EVM is located at <u>http://www.nxp.com/FRDM-PF1550EVM</u>. The overview tab provides an overview of the device, product features, a description of the kit contents, a list of (and links to) supported devices, list of (and links to) any related products and a **Get Started** section.

The **Get Started** section provides links to everything needed to start using the device and contains the most relevant, current information applicable to the FRDM-PF1550EVM.

- Go to http://www.nxp.com/FRDM-PF1550EVM.
- On the Overview tab, locate the Jump To navigation feature on the left side of the window.
- Select the Get Started link.
- Review each entry in the **Get Started** section and download an entry by clicking on the title.
- After reviewing the **Overview** tab, visit the other product related tabs for additional information:
 - Documentation: download current documentation
 - Software & Tools: download current hardware and software tools
 - Buy/Parametrics: purchase the product and view the product parametrics

After downloading files, review each file, including the user guide which includes setup instructions. If applicable, the bill of materials (BOM) and supporting schematics are also available for download in the **Get Started** section of the **Overview** tab.

4.1 Kit contents/packing list

The kit contents include:

- Assembled and tested FRDM-PF1550EVM evaluation board in an anti-static bag
- Cable, USB type A male/type mini B male 3 ft
- Quick start guide

FRDM-PF1550EVM evaluation board

4.2 Required equipment

To use this kit, you need:

- 5.0 V power supply or USB with enough current capability (3.0 A for maximum performance)
- KITPF1550GUI installed on a Windows PC
- Optional voltmeters to measure regulator outputs
- Optional oscilloscope
- Battery pack 3.6 V (Li-ion)

4.3 System requirements

The kit requires the following:

• USB enabled computer running Windows XP, Vista, 7, 8, or 10 (32-bit or 64-bit)

5 Getting to know the hardware

5.1 Board overview

The FRDM-PF1550EVM board is an easy-to-use circuit board, allowing the user to exercise all the functions of the PF1550 power management IC.

The FRDM-KL25Z is mounted to the EVB as an integral component and serves as an interface between the KITPF1550GUI and the PF1550 PMIC. The FRDM-KL25Z drives circuitry on the FRDM-PF1550EVM, as well as provides an analog-to-digital convertor (ADC) to allow real-time monitoring of the PF1550 regulator voltages, and display their values in the GUI.

5.2 Board features

The board features are as follows:

- PF1550 power management IC
- Integrated FRDM-KL25Z as a communication link between the EVB and a PC
- · One 1.0 Amp ELOAD with configurable current
- NTC Thermistor for temperature measurements (necessary for JEITA compliance)

KTFRDMPF1550EVMUG

FRDM-PF1550EVM evaluation board

5.3 Device features

The evaluation board feature the following NXP product:

Table 1.	able 1. Device features					
Device	Description	Features				
PF1550	Power management integrated circuit (PMIC) for i.MX 7ULP, i.MX 6SL, 6UL, 6ULL and 6SX processors	 Three adjustable high efficiency buck regulators with 1.0 A per regulator current capability Three adjustable general purpose linear regulators Battery charger (JEITA compliant battery temp. sensing) Input voltage range on VBUSIN: 4.1 V to 6.0 V LDO/switch supply DDR memory reference voltage One time programmable (OTP) memory for device configuration 				

5.3.1 Device description

The PF1550 device populated on board features the A4 OTP. See <u>Table 2</u>.

Register	Pre-programmed OTP configuration – A4 configuration
OTP_VSNVS_VOLT[2:0]	3.0 V
OTP_SW1_VOLT[5:0]	1.1 V
OTP_SW1_PWRUP_SEQ[2:0]	4
OTP_SW2_VOLT[5:0]	1.2 V
OTP_SW2_PWRUP_SEQ[2:0]	3
OTP_SW3_VOLT[5:0]	1.8 V
OTP_SW3_PWRUP_SEQ[2:0]	2
OTP_LDO1_VOLT[4:0]	3.3 V
OTP_LDO1_PWRUP_SEQ[2:0]	1
OTP_LDO2_VOLT[3:0]	3.3 V
OTP_LDO2_PWRUP_SEQ[2:0]	2
OTP_LDO3_VOLT[4:0]	1.8 V
OTP_LDO3_PWRUP_SEQ[2:0]	1
OTP_VREFDDR_PWRUP_SEQ[2:0]	3
OTP_SW1_DVS_ENB	DVS mode
OTP_SW2_DVS_ENB	DVS mode
OTP_LDO1_LS_EN	LDO mode
OTP_LDO3_LS_EN	LDO mode
OTP_SW1_RDIS_ENB	Enabled
OTP_SW2_RDIS_ENB	Enabled
OTP_SW3_RDIS_ENB	Enabled
OTP_SW1_DVSSPEED	12.5 mV step each 4.0 µs
OTP_SW2_DVSSPEED	12.5 mV step each 4.0 µs

Table 2. Startup configuration

FRDM-PF1550EVM evaluation board

Register	Pre-programmed OTP configuration – A4 configuration
OTP_SWx_EN_AND_STBY_EN	SW1, SW2, SW3 enabled in RUN and STANDBY
OTP_LDOx_EN_AND_STBY_EN	LDO1, LDO2, LDO3, VREFDDR enabled in RUN and STANDBY
OTP_PWRON_CFG	Level sensitive
OTP_SEQ_CLK_SPEED	2 ms time slots
OTP_TGRESET[1:0]	4 secs Global reset timer
OTP_POR_DLY[2:0]	2 ms RESETBMCU power up delay
OTP_UVDET[1:0]	Rising 3.0 V; falling 2.9 V
OTP_I2C_DEGLITCH_EN	I ² C Deglitch filter disabled
OTP_CHGR_OPER[1:0]	Charger = ON, Linear = ON
OTP_CHGR_TPRECHG	Pre-charge timer = 30 minutes
OTP_CHGR_EOCTIME[2:0]	End-of-charge debounce = 16 secs
OTP_CHGR_FCHGTIME[2:0]	Fast-charge timer disabled
OTP_CHGR_EOC_MODE	Linear ON in the DONE state
OTP_CHGR_CHG_RESTART[1:0]	100 mV below CHGCV
OTP_CHGR_CHG_CC[4:0]	CC = 500 mA
OTP_CHGR_MINVSYS[1:0]	VSYSMIN = 4.3 V
OTP_CHGR_CHGCV[5:0]	CV = 4.2 V
OTP_CHGR_VBUS_LIN_ILIM[4:0]	VBUS ILIM = 1500 mA
OTP_CHGR_VBUS_DPM_REG[2:0]	4.5 V
OTP_CHGR_USBPHYLDO	USBPHY LDO enabled
OTP_CHGR_USBPHY	USBPHY = 3.3 V
OTP_CHGR_ACTDISPHY	USBPHY active discharge enabled

FRDM-PF1550EVM evaluation board

5.4 Board description

Figure 1 describes the main elements on the board.



Table 3. Board description

Number	Name	Description
1	1A ELOAD	Electronic load 1.0 A
2	ELOAD CSA	Current sense amplifier for the electronic load
3	PF1550	PF1550 PMIC
4	Analog MUX	Analog multiplexers
5	Battery terminals	Connect battery
6	Thermistor connector	NTC Thermistor (10 k Ω at 25 °C) connector
7	VBAT CSA	Current sense amplifier for battery current
8	VSYS CSA	Current sense amplifier for VSYS
9	VBUS CSA	Current sense amplifier for VBUSIN
10	VBUS INPUT	USB power supply for the charger
11	ONKEY and PWRON buttons	Buttons connected to the ONKEY and PWRON signals

FRDM-PF1550EVM evaluation board

5.4.1 LED display

The board contains the following LED:



Figure 2. LED locations

Table 4. LED locations

LED ID	Description
LED1	Red LED, charge state indicator – behavior of the LED (duty cycle of blinking) is programmable

FRDM-PF1550EVM evaluation board

J11 J12 J7 J3 J92 S1 S2 J4 aaa-027031 Figure 3. Jumper and switch locations

Figure 3 shows the location of jumpers and switches on the evaluation board.

Table 5 describes the function and settings for each jumper and switch.

Jumper/Switch	Description	Setting	Connection/Result
S1	ONKEY	Open	Connects ONKEY pin to GND when pressed. Causes wake-up event if configured properly.
S2	PWRON	Open	Connects PWRON pin to GND when pressed. Resets the PMIC device.
J3	5V USB		Power supply for the board (J12 shall be opened)
J4	Pullup configuration	[1-2]	Pullup to VSNVS
		[2-3]	Pullup to VDDIO which is supplied by P3V3 coming from the Freedom board
J7	Battery connection Do not short together	Pin 1	Negative pole of battery
		Pin 2	Positive pole of battery
J11	Thermistor connection	Thermistor connected	Connect NTC thermistor (10 kOhm at 25 °C, example, NXRT15XH103FA1B040)
J12	5V power supply	Open	5V from the J3 (USB) is used
		[1-2]	5V is used from the Freedom board (current is limited)
J92	Battery connection	Pin 1	Negative pole of battery
	Do not short together	Pin 2	Positive pole of battery

Table 5. Jumper and switch definitions

5.4.2 Jumper and switch definitions

5.4.3 Test point definitions

The following test points provide access to various signals to and from the board.

FRDM-PF1550EVM evaluation board



Table 6. Test point definitions

Test point name	Signal name	Description
TP1	VBUS_PORT	5.0 V power supply (from USB connector J3)
TP2	SW1OUT	Output of the switcher 1
TP3	GND	Ground (next to SW1OUT)
TP4	SW3OUT	Output of the switcher 3
TP5	SW2OUT	Output of the switcher 2
TP6	GND	Ground (next to SW3OUT)
TP7	GND	Ground (next to SW2OUT)
TP19	VSNVS	Output of the VSNVS regulator
TP20	SW1IN	Input of the switcher 1
TP24	VLDO1	Output of the VLDO1 regulator
TP25	SW3IN	Input of the switcher 3
TP29	VLDO2	Output of the VLDO2 regulator
TP30	SW2IN	Input of the switcher 2
TP33	VLDO3	Output of the VLDO3 regulator
TP34	VLD01IN	Input of the VLDO1 regulator
TP35	STANDBY	STANDBY input
TP36	VREFDDR	Output of the VREFDDR regulator
TP37	VLDO2IN	Input of the VLDO2 regulator
TP38	PWRON	PWRON input
TP39	USBPHY	Output of the USBPHY regulator
TP40	VLDO3IN	Input of the VLDO3 regulator
TP41	WDI	Watchdog input from MCU
TP42	LICELL	Coin cell input
TP43	VBATT_SH	Battery voltage (before current shunt)

KTFRDMPF1550EVMUG

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors

KTFRDMPF1550EVMUG

FRDM-PF1550EVM evaluation board

Test point name	Signal name	Description
TP44	GND	Ground
TP45	ONKEY	ONKEY push button input
TP46	SDA1	Data signal of the I ² C-bus
TP47	VINREFDDR	Input of the VREFDDR regulator
TP49	INTB	Interrupt to the MCU
TP50	SCL1	Clock signal of the I ² C-bus
TP51	GND	Ground
TP52	VSYS_SH	Main input voltage to PMIC and output from charger (after current shunt)
TP53	RESETBMCU	MCU reset signal
TP54	VDDIO	I/O supply voltage of the PMIC
TP59	ELOAD	Electronic load input (connect the tested power supply)
TP63	GND	Ground (next to the electronic load)
TP66	USBPHY	Output of the USBPHY regulator

FRDM-PF1550EVM evaluation board

FRDM-KL25Z Freedom Development Platform 6

The NXP Freedom development platform is a set of software and hardware tools for evaluation and development. It is ideal for rapid prototyping of microcontroller-based applications. The NXP Freedom KL25Z hardware, FRDM-KL25Z, is a simple, yet sophisticated design featuring a Kinetis L Series microcontroller, the industry's first microcontroller built on the ARM[®] Cortex[®]-M0+ core.

6.1 Connecting the FRDM-KL25Z to the board

The FRDM-KL25Z evaluation board was chosen specifically to work with the FRDM-PF1550EVM kit because of its low cost and features. The FRDM-KL25Z board makes use of the USB, built in LEDs and I/O ports available with NXP's Kinetis KL2x family of microcontrollers.

The FRDM-PF1550EVM connects to the FRDM-KL25Z using the four dual row Arduino[™] R3 connectors on the bottom of the board.



Table 7. FRDM-PF1550EVM to FRDM-KL252 connections						
FRDM-PF1550EVM		F	FRDM-KL25Z		Pin hardware name	
Header	Pin	Header	Pin	FRDM-PF1550EVM	FRDM-KL25Z	Description
J1	1	J1	1	N/C	PTC7	No connection
J1	2	J1	2	INTB	PTA1	Interrupt to the MCU
J1	3	J1	3	N/C	PTC0	No connection
J1	4	J1	4	WDI	PTA2	Watchdog input from MCU
J1	5	J1	5	N/C	PTC3	No connection
J1	6	J1	6	nLDAC	PTD4	DAC configuration signal
J1	7	J1	7	N/C	PTC4	No connection
J1	8	J1	8	RDY/BSY	PTA12	DAC control signal
J1	9	J1	9	N/C	PTC5	No connection

...

NXP Semiconductors

KTFRDMPF1550EVMUG

FRDM-PF1550EVM evaluation board

FRDM-PF1550EVM		FRDM-	KL25Z	Pin hardware name		Description
Header	Pin	Header	Pin	FRDM-PF1550EVM	FRDM-KL25Z	Description
J1	10	J1	10	MUX_RESETB	PTA4	Multiplexer reset
J1	11	J1	11	N/C	PTC6	No connection
J1	12	J1	12	VDDIO	PTA5	VDDIO Power Supply
J1	13	J1	13	N/C	PTC10	No connection
J1	14	J1	14	SCL2	PTC8	Clock signal of the I ² C-bus (for additional ICs)
J1	15	J1	15	N/C	PTC11	No connection
J1	16	J1	16	SDA2	PTC9	Data signal of the I ² C- bus (for additional ICs)
J2	1	J2	1	N/C	PTC12	No connection
J2	2	J2	2	PWRON	PTA13	PWRON input
J2	3	J2	3	N/C	PTC13	No connection
J2	4	J2	4	STANDBY	PTD5	STANDBY input
J2	5	J2	5	N/C	PTC16	No connection
J2	6	J2	6	RESETBMCU	PTD0	MCU Reset signal
J2	7	J2	7	N/C	PTC17	No connection
J2	8	J2	8	VSYS_CSA_ALERT	PTD2	Alert signal from the VSYS's current shunt
J2	9	J2	9	ELOAD_CSA_ALERT	PTA16	Alert signal from the ELOAD's current shunt
J2	10	J2	10	VBAT_CSA_ALERT	PTD3	Alert signal from the VBAT's current shunt
J2	11	J2	11	N/C	PTA17	No connection
J2	12	J2	12	VBUS_CSA_ALERT	PTD1	Alert signal from the VBUS's current shunt
J2	13	J2	13	N/C	PTE31	No connection
J2	14	J2	14	GND	GND	Ground
J2	15	J2	15	N/C	N/C	No connection
J2	16	J2	16	N/C	VREFH	No connection
J2	17	J2	17	N/C	PTD6	No connection
J2	18	J2	18	SDA1	PTE0	Data signal of the I ² C- bus (PF1550)
J2	19	J2	19	N/C	PTD7	Open
J2	20	J2	20	SCL1	PTE1	Clock signal of the I ² C-bus (PF1550)
J10	1	J10	1	N/C	PTE20	No connection
J10	2	J10	2	N/C	PTB0	No connection
J10	3	J10	3	N/C	PTE21	No connection
J10	4	J10	4	N/C	PTB1	No connection
J10	5	J10	5	N/C	PTE22	No connection
J10	6	J10	6	2V5_ADC	PTB2	Voltage reference for ADC
J10	7	J10	7	N/C	PTE23	No connection
J10	8	J10	8	ADC_1	PTB3	Analog signal to ADC1

KTFRDMPF1550EVMUG

© NXP B.V. 2018. All rights reserved.

NXP Semiconductors

KTFRDMPF1550EVMUG

FRDM-PF1550EVM evaluation board

FRDM-PF1550EVM		FF	RDM-KL25Z	Pin hardw	Pin hardware name	
Header	Pin	Header	Pin	FRDM-PF1550EVM	FRDM-KL25Z	Description
J10	9	J10	9	N/C	PTE29	No connection
J10	10	J10	10	ADC_0	PTC2	Analog signal to ADC0
J10	11	J10	11	N/C	PTE30	No connection
J10	12	J10	12	N/C	PTC1	No connection
J9	1	J9	1	N/C	PTB8	No connection
J9	2	J9	2	P3V3	SDA_PTD5	3V3 coming from the Freedom board
J9	3	J9	3	N/C	PTB9	No connection
J9	4	J9	4	P3V3	3V3	3V3 coming from the Freedom board
J9	5	J9	5	N/C	PTB10	No connection
J9	6	J9	6	P3V3	RESET/PTA20	3V3 coming from the Freedom board
J9	7	J9	7	N/C	PTB11	No connection
J ð	8	J9	8	P3V3	3V3	3V3 coming from the Freedom board
J9	9	J9	9	N/C	PTE2	No connection
J9	10	J9	10	P5V_USB	5V	5V coming from the Freedom board
J9	11	J9	11	N/C	PTE3	No connection
J9	12	J9	12	GND	GND	Ground
J9	13	J9	13	N/C	PTE4	No connection
J9	14	J9	14	GND	GND	Ground
J9	15	J9	15	N/C	PTE5	No connection
J9	16	J9	16	NC	P5-9V_VIN	No connection

FRDM-PF1550EVM evaluation board

7 Installing the software and setting up the hardware

7.1 Setup PF1550GUI on your computer

- 1. Download PF1550GUI.zip from <u>http://www.nxp.com/FRDM-PF1550EVM</u>. Choose the 32 or 64 bit version with respect to the system installed on your PC.
- 2. Extract all the files to any desired folder on your PC.
- 3. Plug the evaluation board.
- 4. Launch the GUI (no installation is necessary, GUI can be directly launched by clicking on the file "**PF1550_GUI.jar**").

7.2 Configuring the hardware and using the GUI for control and monitoring



- 1. Apply input voltage to the board.
 - First solution is to use power directly from the FRDM-KL25Z by by connecting J12 jumper. Advantage of this configuration is that you need only one USB port, but this solution may have limited performance (because of the current capability of the USB port).
 - Second possibility is to use power from charger USB input (J3). In this case, keep J12 open. This solution is recommended for higher currents.

KTFRDMPF1550EVMUG	All information provided in this document is subject to legal disclaimers.
User guide	Rev. 2.0 — 7 March 2018

© NXP B.V. 2018. All rights reserved

FRDM-PF1550EVM evaluation board

- 2. Plug the mini-USB side of USB cable into the KL25Z USB port on the FRDM-KL25Z board and the other end to an available USB port on the PC.
- 3. Windows automatically installs the necessary drivers. Wait for this to complete.
- 4. Launch the PF1550 GUI.
- 5. In the PF1550 GUI window, click **Scan For Devices** button in the top-left corner. A confirmation message that a valid device is available is logged.

USB Connectio	n				
Vendor ID: Part ID:	0x15A2 0x00D0		Device: PF15	50	
Target Enabled:	[V	Scan For	Device	s
					*
					Ŧ
Save Log	Clear L	.og	I2C Address:	80x0	•
				aaa-0	270

- 6. Enable the communication by clicking the **Target Enabled:** checkbox. The window turns from grey to color.
- 7. The GUI installation and hardware setup is now complete.

KTFRDMPF1550EVMUG

FRDM-PF1550EVM evaluation board

7.3 Using onboard ELOAD

Onboard electronic load (ELOAD) provides adjustable load current from 0 to 1000 mA in 50 mA steps. The ELOAD is useful for testing supply performance or evaluating a particular PMIC supply rail at a specified load current.

To use the ELOAD, connect a suitable jumper wire (short length with proper gauge) between ELOAD (TP59) and the desired supply VOUT test point. Continuous operation under full load current heats up the EVB. Set the ELOAD back to 0 mA when finished.

Below is an example of a script that demonstrates the use of the ELOAD to test the LDO1 current limit of 150 mA.

FRDM-PF1550EVM evaluation board

7.4 Understanding and using the GUI

7.4.1 GUI structure for PF1550

Figure 7 shows the different components of the GUI.

USB connection status and main log area	PF1550 control tabs					
PF1550 GUI						
USB Connection	Switching Supplies Linear Supplies Charger OTF Configuration Miscellaneous Interrupts Script Editor Charge Plot Discharge Plot Functional Registers OTF Registers					
USI Connection Verder Di Adda2 Park Di Address For Di Address Target Enabled Di Canford Daires	Settles depuie (ine depuie (curre of Certopuie Miccilience) lerengi (soft Edie (Carp Piel Recharg Piel Recharge					
L						
Direct I2C / communication dialog Figure 7. GUI components	aaa-027037					

7.4.2 GUI panels

When the GUI is launched, it looks for a PF1550 target board connected via the USB cable. If connected, the USB Connection panel displays the Vendor ID: 0x15A2, and Part ID: 0x00D0.

The Main Log window displays messages, example, when the board is connected (PF1550 attached) and when the board was removed (PF1550 removed).

FRDM-PF1550EVM evaluation board

PF1550 GUI	and.		
USB Connection	Switching Supplies Linear Supplies Charger	OTP Configuration Miscellaneous Interrupts Script Ec	ditor Charge Plot Discharge Plot Functional Registers OTP Registers
Vendor ID: 0x15A2 Device:	SW1 FUNCTIONAL	SW2 FUNCTIONAL	
Part ID: 0x00D0	Vout: 4 📄 🕨 🕨 0.6000 V	Vout: < 📄 🕨 0.6000 V	Vin
Click to Enable Target:	Vstby: 4 📄 🕨 0.6000 V	Vstby: < 📄 🕨 0.6000 V	Ŷ
	Vslp: ⊀	Vslp: ⊀ 📄 ► 0.6000 V	
*	Supply Enabled:	Supply Enabled:	SW1 FB 0000 L L L L
	Standby Enabled:	Standby Enabled:	
	LPM Enabled:	LPM Enabled:	VOUT: 0.6000 V FPWM: OFF LLm = 1.0 A
	OMODE Enabled:	OMODE Enabled:	VSLP: 0.6000 V LPM: OFF
	DVS Speed: 6.250 mV/	us DVS Speed: 6.250 mV/us	DVS: 6.250 mV/us OMODE: OFF
	DVS Tracking Enabled:	DVS Tracking Enabled:	
	FPWM Enabled:	FPWM Enabled:	
	RDischarge Disabled:	RDischarge Disabled:	FD
	ILimit: ILi	ILimit:	SW2 IN MOOD LOOM
	Updat	Update	
*			VOUT: 0.6000 V FPWM: OFF Rule 1.0 A VSTBY: 0.6000 V STDBY: OFF
Save Lon Clear Lon DC Address: 0x08 -	SW3 FUNCTIONAL	ELOAD	VSLP: 0.6000 V LPM: OFF
creating acrossing	Vout: •	V Voltage Current	DVS: 6.250 mV/us OMODE: OFF
irect I2C Communication	Vstby: < > 1.8000	V 0.000 V 0.000 A	
	Vslp: < > 1.8000	V EN: V ISET: 0 v mA	
C Byte Read/Write Mode	Supply Enabled:	Update	FB I
egister: 0x00 Read @ FUNC	Standby Enabled:		LIN SW3 LX COMPANY
ata: 0x00 Write OTP	LPM Enabled:		VOUT-1 2000 V EDWA4. OEE ILIM = 1.0 A
	OMODE Enabled:		VSTBY: 1.8000 V STDBY: OFF
evice State	FPWM Enabled:		VSLP: 1.8000 V LPM: OFF OMODE: DEF
evice state	RDischarge Disabled:		OMODE OFF
	ILimit: (
	Updat	2	
000.0.1			
	-		

Figure 8. GUI startup

Pressing the **Scan For Devices** button attempts to read from each of the eight permissible I²C device addresses, and displays the results in the Main Log window. If multiple PMIC devices are detected, the GUI can be configured to communicate with a particular device by selecting the corresponding device address in the I²C address list.

Note: The GUI can communicate with only one PMIC device at a time.

<pre>Mark is calculate view view view view view view view vie</pre>	mder ID: 0-1542 Davies BE1550	SW1 FUNCTIONAL	SW2 FUNCTIONAL	
<pre>srget cnaled: V Ken ter Devices srget cnaled: V Ken k address: Devi v Ken k address: Devi sreet of the backet snaled for backet Snaled f</pre>	Part ID: 0x00D0	Vout: (1.3875 V	Vout: <	Vin
Strelling Clastics Vitil 13307 Strelling Clastics Vitil Strelling Strelling Clastics Vitil 13307 Strelling Clastics Vitil Vitil Vitil Strelling Clastics Vitil Vitil Vitil Vitil Strelling Clastics Vitil	and Eachlad III Each Eachlad	Vetby: () 1.3875 V	Vetby: (III + 1.3500 V	Ŷ
Supply Enabled Supply Enabled Supply Enabled Supply Enabled Sundy Enabled Sundy Enabled Sundy Enabled Sundy Enabled OWD Enabled OWD Enabled OWD Enabled Sundy Enabled OWD Enabled OWD Enabled OWD Enabled OWD Enabled Own of Enabled OWD Enabled OWD Enabled OWD Enabled Own of Enabled Update Update OWD Enabled Wet Image Image Image Image Vet Image Image Image Image Image Vet Image Image Image Image Image Image States OWD Enabled Image I	Scan Por Devices	Vslo: (1.3875 V	Vslp: (
Standy finished Standy finished UPM Easked UPM Easked DVS Speed UPM Easked FPVM Easked FPVM Easked FPVM Easked FPVM Easked FPVM Easked RDscharge Dasked RDscharge	ound device with address: 0x08	Supply Enabled:	Supply Enabled:	FB CORD
IVM Exables IVM Exables		Standby Enabled:	Standby Enabled:	
OMODE Franklek OMODE Franklek OMODE Franklek OMODE Franklek OMODE Franklek OVODE Franklek Image Stratege Image Stratege Image Stratege Image Stratege OVODE Franklek Image Stratege Image Stratege Image Stratege Image Stratege Image Stratege OCADE Franklek Image Stratege Image Stratege Image Stratege Image Stratege OCADE Franklek Image Stratege Image Stratege Image Stratege Image Stratege OCADE Stratege Image Stratege Image Stratege Image Stratege Image Stratege OCADE Stratege Image Stratege Image Stratege Image Stratege Image Stratege OCADE Stratege Image Stratege Image Stratege Image Stratege Image Stratege OTO Image Stratege Image Stratege Image Stratege Image Stratege OTO Image Stratege Image Stratege Image Stratege Image Stratege OTO Image Stratege Image Stratege Image Stratege Image Stratege Image Stratege Image Stratege Image Stratege Image Stratege Image Stratege Image Stratege Image Stratege Image Stratege Image Stratege Image Stratege Image Stratege		LPM Enabled:	LPM Enabled:	VOUT: 1.3875 V FPWM: OFF ILim = 2.0 A
D05 Specie V 32 provide D05 Specie V 32 provide D05 Tracking Enabled: Image D05 Tracking Enabled: Image FPWM Enabled: Image D05 Tracking Enabled: Image Sove Log EC Address: 0.060 Image Sove Log EC Address: 0.060 Image Sove Log EC Address: 0.060 Vatty: Image Image Update Image Image Sove TDC Communication Samply Enabled: Image Vatty: Image Image Obtoo: Samply Enabled: Image Obtoo: Image Image Obtoo: Image Image Obtoo: Image Image Obtoo: Image <td< td=""><td></td><td>OMODE Enabled:</td><td>OMODE Enabled:</td><td>VSTBY: 1.3875 V STDBY: ON VSLP: 1.3875 V LPM: OFF</td></td<>		OMODE Enabled:	OMODE Enabled:	VSTBY: 1.3875 V STDBY: ON VSLP: 1.3875 V LPM: OFF
DUS Tracking Exable: DUS Tracking Exable:		DVS Speed: 2 3.125 mV/us	DVS Speed: 🕑 3.125 mV/us	DVS: 3.125 mV/us OMODE: OFF
FPUM Enable FPUM Enable FPUM Enable FPUM Enable Inchrange Diable Inchrange Diable Update Update Voti: + 2.0 A Update Update Voti: + 1.800 V Voti:		DVS Tracking Enabled:	DVS Tracking Enabled:	
Bitchurge Dualsteft RBitchurge Dualsteft RBitchurge Dualsteft 2.0 A Sove Log Charles 0.00 Update Update Sove Log Charles 0.00 0.000 A 0.000 A Vorti: 1.1800 V Vorti: 1.1800 V Vorti: 1.1800 V 0.000 A Vorti: 1.1800 V 0.000 E Vorti: 1.1800 V 1.1800 V		FPWM Enabled:	FPWM Enabled:	
Imme: * * 20 A Imme: * * 20 A Update Update Update Update Sectory Construction Value * 112000V Value * 11200V Value * 1120V Value * 120V Value * 120A Value <th></th> <th>RDischarge Disabled:</th> <th>RDischarge Disabled:</th> <th></th>		RDischarge Disabled:	RDischarge Disabled:	
Since Log Contraction State of the state		ILimit:	ILimit: <	SW2 FB 0000
Seve Log Certage Odd Filled Seve Log Certage Odd Filled Seve Log Certage Certage <th></th> <th>Update</th> <th>Update</th> <th></th>		Update	Update	
Sove Log Clear Log DC Address Mode Sove TURNETTOKAL Voiti * * * * * * * * * * * * * * * * * * *	-			VOUT: 1.3500 V FPWM: OFF ILm = 2.0 A
Billet 12C Communication Vote: Item 1 18000 V Vote: Item 1 18000 V Vote: Item 1 18000 V Doce Core Direct 12C Communication Vote: Item 1 18000 V Vote: Item 1 18000 V Item 1 18000 V Doce Core Item 1 18000 V Item 2 0 A Item 2 0 A Item 2 0 A Item 2 0 A Vote: Vote: Item 2 0 A Vote: V	Courter Churchen Potentine 000 -	SW3 FUNCTIONAL	ELOAD	VSTB113500 V STDB11 GPP
Direct I2C Communication Value Image: None	Save Log Clear Log L/C Address: 0000 V	Vout: <	Voltage Current	DVS: 3.125 mV/us OMODE: OFF
Detec State Node	Direct I2C Communication	Vstbv: + I.8000 V	0.000 V 000.0	÷
D2C Dyke Read/Write Mode Supply Enabled Image: Control of Control		Vslp: +	EN: ISET: 0 MA	
Register 0.00 Red # FUNC Standby Chabled: IN SW3 IN W/IT IN SW3 IN IN IN SW3 IN IN SW3 IN IN IN SW3 IN IN SW3 IN IN IN SW3 IN	I2C Byte Read/Write Mode	Supply Enabled:	Undate	70
Dete: 0.00 Write 0.07 UP M (nabled: CMO 02 Enabled: CMO 02 Enabled: CMO 02 Enabled: VSTW: 1800 V FRVMA 0FF, NA Lim = 20 A S, 300 M Device State RDSAcharge Duabled: VSTW: 1800 V STOR VOID STO	Register: 0x00 Read @ FUNC	Standby Enabled:	opuore	5W3 1 0000 - 5 5 5 5
CMODE Exolved: FWMUE State: Device State: STANDBY: Line: * * 22.A Update: State: 01 Update: State: 01 Update: State: 01 Update: State: 01 Update: State: 01 Update: State: 01 State:	Data: 0x00 Write OTP	LPM Enabled:		IN 500 LX 100 3,300 V
Device State FPWN Exabled: Image: State S	Internet	OMODE Enabled:		VOUT: 1.8000 V FPWM: OFF IS IN E 20 A
Device State Discharge Duabled: OwnOUE OFF Image: Comparison of the comparison of		FPWM Enabled:		VSLP: 1.8000 V LPM: OFF
STANDBY Limit: • • • • 20 A Update Update	Device State	RDischarge Disabled:		OMODE: OFF
Ballet 01	STANDBY	ILimit: • 👘 🕨 2.0 A		=
	Build: 0.1	Update		

7.4.3 Switching Supplies panel

The Switching Supplies panel allows users to adjust the functional parameters of each supply.

```
KTFRDMPF1550EVMUG
```

FRDM-PF1550EVM evaluation board



To change supply parameters, click and adjust the desired control. An **UPDATE** button appears whenever a change is made, and pressing the **UPDATE** button writes the change to the PMIC.

Note: Multiple changes can be made at a time, and all changes are written when the **UPDATE** button is pressed.

7.4.4 Linear Supplies panel

The Linear Supplies panel allows users to adjust the functional parameters of each linear regulator. To change supply parameters, click and adjust the desired control.

FRDM-PF1550EVM evaluation board



An **UPDATE** button appears whenever a change is made, and pressing the **UPDATE** button writes the change to the PMIC.

Note: Multiple changes can be made at a time, and all changes are written when the **UPDATE** button is pressed.

7.4.5 Charger panel

The charger panel contains all the functions dedicated to the battery charging and monitoring.

FRDM-PF1550EVM evaluation board



7.4.6 OTP Configuration panel

The OTP Configuration panel allows access and editing of the PF1550 startup parameters.

FRDM-PF1550EVM evaluation board

MIC CHARGER									
VSTEM SWI SWZ	SW3 LINI LINI				PF1	550 POWER UP	TIMING		
OTP SYSTI	M PARAMETERS								
PWRON Configuration	one LEVEL SEN	SITIVE	OFF	Vout 0,8000 V	DVS Ramp: 6.250 us				
Sequencer Clock:	0.5	• ms		SEQ Delay: 0 ms	-				
inter Fault Mode									
2C Address:	0,408								
N Det. Threshold	3.0 V 2.9 V		OFF	Vect: 0.8000 V	DVS Ramp: 6.250 us				
OR Delays	2	▼ ms		SEQ Delay: U my					
leset Timer.	4	• 5							
		Updat		100					
			OFF	Vest: 1.8000 V					
			OFF	SEO Delays 9 ms					
				Vor. 1 8990 V	1				
			OFF	SEQ Delay: 0 m					
				Verse 0 7500 V	1				
			2011	SEQ Delays 0 ms					
			111113	0 SEQ Delay: 0 mo	1				
				0.5 1.0	1.5	Z.D TIME (ms)	25	3.0	40
				16- (B)		And And	211	1	
			Clear CFG	Load CFG File	Load From PMIC	Save CFG File	Generate Rep	ort	

Figure 13. OTP Configuration panel

Initially, the panel display is greyed out. To populate the panel, press **Edit Configuration**, and select a data source to read from.

The **Load CFG File button** opens the Configuration File Open dialog, and populates the panel with the parameters contained in this file.

The **Update From Target** button loads the OTP configuration data from the target evaluation board.

7.4.7 Miscellaneous panel

The Miscellaneous panel contains general purpose commands and power down sequencing configuration.

FRDM-PF1550EVM evaluation board



7.4.8 Interrupts panel

The Interrupts panel displays the state of all PF1550 interrupts.



FRDM-PF1550EVM evaluation board

The **Interrupts** tab displays status, mask, and sense registers for INT0, INT1, INT3, and INT4. Selecting the Poll Interrupts checkbox enables update of this information with period of 500 ms. To activate interrupt, the appropriate mask has to be set. When an interrupt occurs, the appropriate checkbox is selected. Interrupt can be then cleared by unchecking this checkbox.

The state of the PF1550 INTB pin is displayed, and updated asynchronously. Interrupts that are unmasked, causes the INTB pin to go LOW while the interrupt condition exists.

The PF1550 target hardware detects when the INTB pin goes LOW, and sends a message to the GUI to indicate that an interrupt has occurred. The INTB label on the panel flashes until the interrupt condition is cleared.