



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

### Analog Peripherals

- 10-Bit ADC
  - Up to 500 kspS
  - Up to 16 external single-ended inputs
  - VREF from on-chip VREF, external pin or  $V_{DD}$
  - Internal or external start of conversion source
  - Built-in temperature sensor
- Comparator
  - Programmable hysteresis and response time
  - Configurable as interrupt or reset source

### Capacitive Sense Interface

- 16-bit precision measurement
- Up to 32 channels
- Auto-scan and compare
- Auto-accumulate 4x, 8x, and 16x samples
- High conversion speed (40  $\mu$ s per input)

### On-Chip Debug

- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required)
- Provides breakpoints, single stepping, inspect/modify memory and registers
- Superior performance to emulation systems using ICE-chips, target pods, and sockets
- Low cost, **complete** development kit

### High-Speed 8051 $\mu$ C Core

- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to 25 MIPS throughput with 25 MHz clock
- Expanded interrupt handler

### Memory

- 512 bytes internal data RAM (256 + 256)
- Up to 16 kB Flash; In-system programmable in 512-byte Sectors
- Up to 32-byte data EEPROM

### Digital Peripherals

- Up to 54 Port I/O with high sink current
- Hardware enhanced UART, SMBus™ ( $I^2C$  compatible), and enhanced SPI™ serial ports
- Four general purpose 16-bit counter/timers
- 16-Bit programmable counter array (PCA) with 3 capture/compare modules and enhanced PWM functionality
- Real time clock mode using timer and crystal

### Clock Sources


- 24.5 MHz  $\pm 2\%$  Oscillator
  - Supports crystal-less UART operation
- External oscillator: Crystal, RC, C, or clock (1 or 2 pin modes)
- Can switch between clock sources on-the-fly; useful in power saving modes

### Supply Voltage 1.8 to 3.6 V

- Built-in voltage supply monitor

**64-Pin TQFP, 48-Pin TQFP, 48-Pin QFN**

**Temperature Range: -40 to +85 °C**



# C8051F70x/71x

---

---

## Table of Contents

<b>1. System Overview .....</b>	<b>17</b>
<b>2. Ordering Information .....</b>	<b>24</b>
<b>3. Pin Definitions.....</b>	<b>26</b>
<b>4. TQFP-64 Package Specifications .....</b>	<b>33</b>
<b>5. TQFP-48 Package Specifications .....</b>	<b>35</b>
<b>6. QFN-48 Package Specifications .....</b>	<b>37</b>
<b>7. Electrical Characteristics .....</b>	<b>40</b>
7.1. Absolute Maximum Specifications.....	40
7.2. Electrical Characteristics .....	41
<b>8. 10-Bit ADC (ADC0, C8051F700/2/4/6/8 and C8051F710/2/4 only).....</b>	<b>47</b>
8.1. Output Code Formatting.....	48
8.2. 8-Bit Mode .....	48
8.3. Modes of Operation .....	48
8.3.1. Starting a Conversion.....	48
8.3.2. Tracking Modes.....	49
8.3.3. Settling Time Requirements.....	50
8.4. Programmable Window Detector.....	54
8.4.1. Window Detector Example.....	56
8.5. ADC0 Analog Multiplexer .....	57
<b>9. Temperature Sensor (C8051F700/2/4/6/8 and C8051F710/2/4 only) .....</b>	<b>59</b>
9.1. Calibration .....	59
<b>10. Voltage and Ground Reference Options.....</b>	<b>61</b>
10.1. External Voltage References.....	62
10.2. Internal Voltage Reference Options .....	62
10.3. Analog Ground Reference.....	62
10.4. Temperature Sensor Enable .....	62
<b>11. Voltage Regulator (REG0).....</b>	<b>64</b>
<b>12. Comparator0.....</b>	<b>66</b>
12.1. Comparator Multiplexer .....	71
<b>13. Capacitive Sense (CS0) .....</b>	<b>73</b>
13.1. Configuring Port Pins as Capacitive Sense Inputs .....	74
13.2. Capacitive Sense Start-Of-Conversion Sources .....	74
13.3. Automatic Scanning.....	74
13.4. CS0 Comparator.....	75
13.5. CS0 Conversion Accumulator .....	76
13.6. Capacitive Sense Multiplexer .....	82
<b>14. CIP-51 Microcontroller.....</b>	<b>84</b>
14.1. Instruction Set.....	85
14.1.1. Instruction and CPU Timing .....	85
14.2. CIP-51 Register Descriptions .....	90
<b>15. Memory Organization .....</b>	<b>94</b>
15.1. Program Memory.....	95
15.1.1. MOVX Instruction and Program Memory .....	95

---

# C8051F70x/71x

---

15.2. EEPROM Memory .....	95
15.3. Data Memory .....	95
15.3.1. Internal RAM .....	95
15.3.1.1. General Purpose Registers .....	96
15.3.1.2. Bit Addressable Locations .....	96
15.3.1.3. Stack.....	96
<b>16. External Data Memory Interface and On-Chip XRAM .....</b>	<b>97</b>
16.1. Accessing XRAM.....	97
16.1.1. 16-Bit MOVX Example .....	97
16.1.2. 8-Bit MOVX Example .....	97
16.2. Configuring the External Memory Interface .....	98
16.3. Port Configuration.....	98
16.4. Multiplexed and Non-multiplexed Selection.....	101
16.4.1. Multiplexed Configuration.....	101
16.4.2. Non-multiplexed Configuration.....	102
16.5. Memory Mode Selection.....	103
16.5.1. Internal XRAM Only .....	103
16.5.2. Split Mode without Bank Select.....	103
16.5.3. Split Mode with Bank Select.....	104
16.5.4. External Only.....	104
16.6. Timing .....	104
16.6.1. Non-Multiplexed Mode .....	106
16.6.1.1. 16-bit MOVX: EMI0CF[4:2] = 101, 110, or 111.....	106
16.6.1.2. 8-bit MOVX without Bank Select: EMI0CF[4:2] = 101 or 111 .....	107
16.6.1.3. 8-bit MOVX with Bank Select: EMI0CF[4:2] = 110 .....	108
16.6.2. Multiplexed Mode .....	109
16.6.2.1. 16-bit MOVX: EMI0CF[4:2] = 001, 010, or 011.....	109
16.6.2.2. 8-bit MOVX without Bank Select: EMI0CF[4:2] = 001 or 011 .....	110
16.6.2.3. 8-bit MOVX with Bank Select: EMI0CF[4:2] = 010 .....	111
<b>17. In-System Device Identification.....</b>	<b>114</b>
<b>18. Special Function Registers.....</b>	<b>116</b>
<b>19. Interrupts .....</b>	<b>123</b>
19.1. MCU Interrupt Sources and Vectors.....	124
19.1.1. Interrupt Priorities.....	124
19.1.2. Interrupt Latency .....	124
19.2. <u>Interrupt Register Descriptions .....</u>	125
19.3. INT0 and INT1 External Interrupts.....	132
<b>20. Flash Memory .....</b>	<b>134</b>
20.1. Programming The Flash Memory .....	134
20.1.1. Flash Lock and Key Functions .....	134
20.1.2. Flash Erase Procedure .....	134
20.1.3. Flash Write Procedure .....	135
20.2. Non-volatile Data Storage .....	135
20.3. Security Options .....	135
20.4. Flash Write and Erase Guidelines .....	136

---

---

20.4.1. VDD Maintenance and the VDD Monitor .....	137
20.4.2. PSWE Maintenance .....	137
20.4.3. System Clock .....	138
<b>21. EEPROM .....</b>	<b>141</b>
21.1. RAM Reads and Writes .....	141
21.2. Auto Increment .....	141
21.3. Interfacing with the EEPROM .....	141
21.4. EEPROM Security .....	142
<b>22. Power Management Modes.....</b>	<b>146</b>
22.1. Idle Mode .....	146
22.2. Stop Mode .....	147
22.3. Suspend Mode .....	147
<b>23. Reset Sources.....</b>	<b>149</b>
23.1. Power-On Reset .....	150
23.2. Power-Fail Reset / VDD Monitor .....	151
23.3. External Reset .....	152
23.4. Missing Clock Detector Reset .....	152
23.5. Comparator0 Reset .....	153
23.6. Watchdog Timer Reset .....	153
23.7. Flash Error Reset .....	153
23.8. Software Reset .....	153
<b>24. Watchdog Timer.....</b>	<b>155</b>
24.1. Enable/Reset WDT .....	155
24.2. Disable WDT .....	155
24.3. Disable WDT Lockout .....	155
24.4. Setting WDT Interval .....	155
<b>25. Oscillators and Clock Selection .....</b>	<b>157</b>
25.1. System Clock Selection .....	157
25.2. Programmable Internal High-Frequency (H-F) Oscillator .....	159
25.3. External Oscillator Drive Circuit .....	161
25.3.1. External Crystal Example .....	163
25.3.2. External RC Example .....	164
25.3.3. External Capacitor Example .....	165
<b>26. Port Input/Output .....</b>	<b>166</b>
26.1. Port I/O Modes of Operation .....	167
26.1.1. Port Pins Configured for Analog I/O .....	167
26.1.2. Port Pins Configured For Digital I/O .....	167
26.1.3. Interfacing Port I/O to 5 V Logic .....	168
26.1.4. Increasing Port I/O Drive Strength .....	169
26.2. Assigning Port I/O Pins to Analog and Digital Functions .....	169
26.2.1. Assigning Port I/O Pins to Analog Functions .....	169
26.2.2. Assigning Port I/O Pins to Digital Functions .....	170
26.2.3. Assigning Port I/O Pins to External Event Trigger Functions .....	170
26.3. Priority Crossbar Decoder .....	171
26.4. Port I/O Initialization .....	173

---

# C8051F70x/71x

---

26.5. Port Match .....	176
26.6. Special Function Registers for Accessing and Configuring Port I/O .....	178
<b>27. Cyclic Redundancy Check Unit (CRC0).....</b>	<b>194</b>
27.1. 16-bit CRC Algorithm.....	195
27.2. 32-bit CRC Algorithm.....	196
27.3. Preparing for a CRC Calculation .....	197
27.4. Performing a CRC Calculation .....	197
27.5. Accessing the CRC0 Result .....	197
27.6. CRC0 Bit Reverse Feature.....	200
<b>28. SMBus.....</b>	<b>202</b>
28.1. Supporting Documents .....	203
28.2. SMBus Configuration.....	203
28.3. SMBus Operation .....	203
28.3.1. Transmitter Vs. Receiver.....	204
28.3.2. Arbitration.....	204
28.3.3. Clock Low Extension.....	204
28.3.4. SCL Low Timeout.....	204
28.3.5. SCL High (SMBus Free) Timeout .....	205
28.4. Using the SMBus.....	205
28.4.1. SMBus Configuration Register.....	205
28.4.2. SMB0CN Control Register .....	209
28.4.2.1. Software ACK Generation .....	209
28.4.2.2. Hardware ACK Generation .....	209
28.4.3. Hardware Slave Address Recognition .....	211
28.4.4. Data Register .....	214
28.5. SMBus Transfer Modes.....	215
28.5.1. Write Sequence (Master) .....	215
28.5.2. Read Sequence (Master).....	216
28.5.3. Write Sequence (Slave) .....	217
28.5.4. Read Sequence (Slave).....	218
28.6. SMBus Status Decoding.....	218
<b>29. Enhanced Serial Peripheral Interface (SPI0).....</b>	<b>224</b>
29.1. Signal Descriptions.....	225
29.1.1. Master Out, Slave In (MOSI).....	225
29.1.2. Master In, Slave Out (MISO).....	225
29.1.3. Serial Clock (SCK) .....	225
29.1.4. Slave Select (NSS) .....	225
29.2. SPI0 Master Mode Operation .....	226
29.3. SPI0 Slave Mode Operation .....	227
29.4. SPI0 Interrupt Sources .....	228
29.5. Serial Clock Phase and Polarity .....	228
29.6. SPI Special Function Registers .....	230
<b>30. UART0 .....</b>	<b>237</b>
30.1. Enhanced Baud Rate Generation.....	238
30.2. Operational Modes .....	239

---

---

30.2.1. 8-Bit UART .....	239
30.2.2. 9-Bit UART .....	240
30.3. Multiprocessor Communications .....	241
<b>31. Timers .....</b>	<b>245</b>
31.1. Timer 0 and Timer 1 .....	247
31.1.1. Mode 0: 13-bit Counter/Timer .....	247
31.1.2. Mode 1: 16-bit Counter/Timer .....	248
31.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload .....	248
31.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only).....	249
31.2. Timer 2 .....	255
31.2.1. 16-bit Timer with Auto-Reload.....	255
31.2.2. 8-bit Timers with Auto-Reload.....	256
31.3. Timer 3 .....	261
31.3.1. 16-bit Timer with Auto-Reload.....	261
31.3.2. 8-bit Timers with Auto-Reload.....	262
<b>32. Programmable Counter Array.....</b>	<b>267</b>
32.1. PCA Counter/Timer .....	268
32.2. PCA0 Interrupt Sources.....	269
32.3. Capture/Compare Modules .....	269
32.3.1. Edge-triggered Capture Mode.....	271
32.3.2. Software Timer (Compare) Mode.....	272
32.3.3. High-Speed Output Mode .....	273
32.3.4. Frequency Output Mode .....	274
32.3.5. 8-bit, 9-bit, 10-bit and 11-bit Pulse Width Modulator Modes .....	275
32.3.5.1. 8-bit Pulse Width Modulator Mode.....	275
32.3.5.2. 9/10/11-bit Pulse Width Modulator Mode.....	276
32.3.6. 16-Bit Pulse Width Modulator Mode.....	278
32.4. Register Descriptions for PCA0.....	279
<b>33. C2 Interface .....</b>	<b>285</b>
33.1. C2 Interface Registers.....	285
33.2. C2CK Pin Sharing .....	288
<b>Contact Information.....</b>	<b>290</b>

# C8051F70x/71x

---

## List of Figures

### 1. System Overview

Figure 1.1. C8051F700/1 Block Diagram .....	18
Figure 1.2. C8051F702/3 Block Diagram .....	19
Figure 1.3. C8051F704/5 Block Diagram .....	20
Figure 1.4. C8051F706/07 Block Diagram .....	21
Figure 1.5. C8051F708/09/10/11 Block Diagram .....	22
Figure 1.6. C8051F712/13/14/15 Block Diagram .....	23

### 2. Ordering Information

### 3. Pin Definitions

Figure 3.1. C8051F7xx-GM TQFP64 Pinout Diagram (Top View) .....	30
Figure 3.2. C8051F7xx-GQ QFP48 Pinout Diagram (Top View) .....	31
Figure 3.3. C8051F7xx-GQ QFN48 Pinout Diagram (Top View) .....	32

### 4. TQFP-64 Package Specifications

Figure 4.1. TQFP-64 Package Drawing .....	33
Figure 4.2. TQFP-64 PCB Land Pattern .....	34

### 5. TQFP-48 Package Specifications

Figure 5.1. TQFP-48 Package Drawing .....	35
Figure 5.2. TQFP-48 PCB Land Pattern .....	36

### 6. QFN-48 Package Specifications

Figure 6.1. QFN-48 Package Drawing .....	37
Figure 6.2. QFN-48 PCB Land Pattern .....	38

### 7. Electrical Characteristics

### 8. 10-Bit ADC (ADC0, C8051F700/2/4/6/8 and C8051F710/2/4 only)

Figure 8.1. ADC0 Functional Block Diagram .....	47
Figure 8.2. 10-Bit ADC Track and Conversion Example Timing .....	49
Figure 8.3. ADC0 Equivalent Input Circuits .....	50
Figure 8.4. ADC Window Compare Example: Right-Justified Data .....	56
Figure 8.5. ADC Window Compare Example: Left-Justified Data .....	56
Figure 8.6. ADC0 Multiplexer Block Diagram .....	57

### 9. Temperature Sensor (C8051F700/2/4/6/8 and C8051F710/2/4 only)

Figure 9.1. Temperature Sensor Transfer Function .....	59
Figure 9.2. Temperature Sensor Error with 1-Point Calibration at 0 Celsius .....	60

### 10. Voltage and Ground Reference Options

Figure 10.1. Voltage Reference Functional Block Diagram .....	61
---	----

### 11. Voltage Regulator (REG0)

### 12. Comparator0

Figure 12.1. Comparator0 Functional Block Diagram .....	66
Figure 12.2. Comparator Hysteresis Plot .....	67
Figure 12.3. Comparator Input Multiplexer Block Diagram .....	71

### 13. Capacitive Sense (CS0)

Figure 13.1. CS0 Block Diagram .....	73
Figure 13.2. Auto-Scan Example .....	75
Figure 13.3. CS0 Multiplexer Block Diagram .....	82

---

<b>14. CIP-51 Microcontroller</b>	
Figure 14.1. CIP-51 Block Diagram .....	84
<b>15. Memory Organization</b>	
Figure 15.1. C8051F70x/71x Memory Map .....	94
Figure 15.2. Flash Program Memory Map .....	95
<b>16. External Data Memory Interface and On-Chip XRAM</b>	
Figure 16.1. Multiplexed Configuration Example .....	101
Figure 16.2. Non-multiplexed Configuration Example .....	102
Figure 16.3. EMIF Operating Modes .....	103
Figure 16.4. Non-multiplexed 16-bit MOVX Timing .....	106
Figure 16.5. Non-multiplexed 8-bit MOVX without Bank Select Timing .....	107
Figure 16.6. Non-multiplexed 8-bit MOVX with Bank Select Timing .....	108
Figure 16.7. Multiplexed 16-bit MOVX Timing .....	109
Figure 16.8. Multiplexed 8-bit MOVX without Bank Select Timing .....	110
Figure 16.9. Multiplexed 8-bit MOVX with Bank Select Timing .....	111
<b>17. In-System Device Identification</b>	
<b>18. Special Function Registers</b>	
<b>19. Interrupts</b>	
<b>20. Flash Memory</b>	
<b>21. EEPROM</b>	
Figure 21.1. EEPROM Block Diagram .....	141
<b>22. Power Management Modes</b>	
<b>23. Reset Sources</b>	
Figure 23.1. Reset Sources .....	149
Figure 23.2. Power-On and VDD Monitor Reset Timing .....	150
<b>24. Watchdog Timer</b>	
<b>25. Oscillators and Clock Selection</b>	
Figure 25.1. Oscillator Options .....	157
Figure 25.2. External 32.768 kHz Quartz Crystal Oscillator Connection Diagram	164
<b>26. Port Input/Output</b>	
Figure 26.1. Port I/O Functional Block Diagram .....	166
Figure 26.2. Port I/O Cell Block Diagram .....	168
Figure 26.3. Port I/O Overdrive Current .....	168
Figure 26.4. Crossbar Priority Decoder—Possible Pin Assignments .....	171
Figure 26.5. Crossbar Priority Decoder Example .....	172
<b>27. Cyclic Redundancy Check Unit (CRC0)</b>	
Figure 27.1. CRC0 Block Diagram .....	194
<b>28. SMBus</b>	
Figure 28.1. SMBus Block Diagram .....	202
Figure 28.2. Typical SMBus Configuration .....	203
Figure 28.3. SMBus Transaction .....	204
Figure 28.4. Typical SMBus SCL Generation .....	206
Figure 28.5. Typical Master Write Sequence .....	215
Figure 28.6. Typical Master Read Sequence .....	216
Figure 28.7. Typical Slave Write Sequence .....	217

---

# C8051F70x/71x

---

Figure 28.8. Typical Slave Read Sequence .....	218
<b>29. Enhanced Serial Peripheral Interface (SPI0)</b>	
Figure 29.1. SPI Block Diagram .....	224
Figure 29.2. Multiple-Master Mode Connection Diagram .....	226
Figure 29.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram .....	227
Figure 29.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram .....	227
Figure 29.5. Master Mode Data/Clock Timing .....	229
Figure 29.6. Slave Mode Data/Clock Timing (CKPHA = 0) .....	229
Figure 29.7. Slave Mode Data/Clock Timing (CKPHA = 1) .....	230
Figure 29.8. SPI Master Timing (CKPHA = 0) .....	234
Figure 29.9. SPI Master Timing (CKPHA = 1) .....	234
Figure 29.10. SPI Slave Timing (CKPHA = 0) .....	235
Figure 29.11. SPI Slave Timing (CKPHA = 1) .....	235
<b>30. UART0</b>	
Figure 30.1. UART0 Block Diagram .....	237
Figure 30.2. UART0 Baud Rate Logic .....	238
Figure 30.3. UART Interconnect Diagram .....	239
Figure 30.4. 8-Bit UART Timing Diagram .....	239
Figure 30.5. 9-Bit UART Timing Diagram .....	240
Figure 30.6. UART Multi-Processor Mode Interconnect Diagram .....	241
<b>31. Timers</b>	
Figure 31.1. T0 Mode 0 Block Diagram .....	248
Figure 31.2. T0 Mode 2 Block Diagram .....	249
Figure 31.3. T0 Mode 3 Block Diagram .....	250
Figure 31.4. Timer 2 16-Bit Mode Block Diagram .....	255
Figure 31.5. Timer 2 8-Bit Mode Block Diagram .....	256
Figure 31.7. Timer 3 16-Bit Mode Block Diagram .....	261
Figure 31.8. Timer 3 8-Bit Mode Block Diagram .....	262
Figure 31.9. Timer 3 Capture Mode Block Diagram .....	263
<b>32. Programmable Counter Array</b>	
Figure 32.1. PCA Block Diagram .....	267
Figure 32.2. PCA Counter/Timer Block Diagram .....	268
Figure 32.3. PCA Interrupt Block Diagram .....	269
Figure 32.4. PCA Capture Mode Diagram .....	271
Figure 32.5. PCA Software Timer Mode Diagram .....	272
Figure 32.6. PCA High-Speed Output Mode Diagram .....	273
Figure 32.7. PCA Frequency Output Mode .....	274
Figure 32.8. PCA 8-Bit PWM Mode Diagram .....	276
Figure 32.9. PCA 9, 10 and 11-Bit PWM Mode Diagram .....	277
Figure 32.10. PCA 16-Bit PWM Mode .....	278
<b>33. C2 Interface</b>	
Figure 33.1. Typical C2CK Pin Sharing .....	288

---

---

## List of Tables

<b>1. System Overview</b>	
<b>2. Ordering Information</b>	
Table 2.1. Product Selection Guide .....	25
<b>3. Pin Definitions</b>	
Table 3.1. Pin Definitions for the C8051F70x/71x .....	26
<b>4. TQFP-64 Package Specifications</b>	
Table 4.1. TQFP-64 Package Dimensions .....	33
Table 4.2. TQFP-64 PCB Land Pattern Dimensions .....	34
<b>5. TQFP-48 Package Specifications</b>	
Table 5.1. TQFP-48 Package Dimensions .....	35
Table 5.2. TQFP-48 PCB Land Pattern Dimensions .....	36
<b>6. QFN-48 Package Specifications</b>	
Table 6.1. QFN-48 Package Dimensions .....	37
Table 6.2. QFN-48 PCB Land Pattern Dimensions .....	39
<b>7. Electrical Characteristics</b>	
Table 7.1. Absolute Maximum Ratings .....	40
Table 7.2. Global Electrical Characteristics .....	41
Table 7.3. Port I/O DC Electrical Characteristics .....	42
Table 7.4. Reset Electrical Characteristics .....	42
Table 7.5. Internal Voltage Regulator Electrical Characteristics .....	43
Table 7.6. Flash Electrical Characteristics .....	43
Table 7.7. Internal High-Frequency Oscillator Electrical Characteristics .....	43
Table 7.8. Capacitive Sense Electrical Characteristics .....	43
Table 7.9. EEPROM Electrical Characteristics .....	44
Table 7.10. ADC0 Electrical Characteristics .....	44
Table 7.11. Power Management Electrical Characteristics .....	45
Table 7.12. Temperature Sensor Electrical Characteristics .....	45
Table 7.13. Voltage Reference Electrical Characteristics .....	45
Table 7.14. Comparator Electrical Characteristics .....	46
<b>8. 10-Bit ADC (ADC0, C8051F700/2/4/6/8 and C8051F710/2/4 only)</b>	
<b>9. Temperature Sensor (C8051F700/2/4/6/8 and C8051F710/2/4 only)</b>	
<b>10. Voltage and Ground Reference Options</b>	
<b>11. Voltage Regulator (REG0)</b>	
<b>12. Comparator0</b>	
<b>13. Capacitive Sense (CS0)</b>	
Table 13.1. Operation with Auto-scan and Accumulate .....	76
<b>14. CIP-51 Microcontroller</b>	
Table 14.1. CIP-51 Instruction Set Summary .....	86
<b>15. Memory Organization</b>	
<b>16. External Data Memory Interface and On-Chip XRAM</b>	
Table 16.1. AC Parameters for External Memory Interface .....	112
Table 16.2. EMIF Pinout (C8051F70x/71x) .....	113
<b>17. In-System Device Identification</b>	

# C8051F70x/71x

<b>18. Special Function Registers</b>	
Table 18.1. Special Function Register (SFR) Memory Map .....	117
Table 18.2. Special Function Registers .....	118
<b>19. Interrupts</b>	
Table 19.1. Interrupt Summary .....	125
<b>20. Flash Memory</b>	
Table 20.1. Flash Security Summary .....	136
<b>21. EEPROM</b>	
<b>22. Power Management Modes</b>	
<b>23. Reset Sources</b>	
<b>24. Watchdog Timer</b>	
<b>25. Oscillators and Clock Selection</b>	
<b>26. Port Input/Output</b>	
Table 26.1. Port I/O Assignment for Analog Functions .....	169
Table 26.2. Port I/O Assignment for Digital Functions .....	170
Table 26.3. Port I/O Assignment for External Event Trigger Functions .....	170
<b>27. Cyclic Redundancy Check Unit (CRC0)</b>	
Table 27.1. Example 16-bit CRC Outputs .....	195
Table 27.2. Example 32-bit CRC Outputs .....	196
<b>28. SMBus</b>	
Table 28.1. SMBus Clock Source Selection .....	206
Table 28.2. Minimum SDA Setup and Hold Times .....	207
Table 28.3. Sources for Hardware Changes to SMB0CN .....	211
Table 28.4. Hardware Address Recognition Examples (EHACK = 1) .....	212
Table 28.5. SMBus Status Decoding With Hardware ACK Generation Disabled (EHACK = 0) .....	219
Table 28.6. SMBus Status Decoding With Hardware ACK Generation Enabled (EHACK = 1) .....	221
<b>29. Enhanced Serial Peripheral Interface (SPI0)</b>	
Table 29.1. SPI Slave Timing Parameters .....	236
<b>30. UART0</b>	
Table 30.1. Timer Settings for Standard Baud Rates Using The Internal 24.5 MHz Oscillator .....	244
Table 30.2. Timer Settings for Standard Baud Rates Using an External 22.1184 MHz Oscillator .....	244
<b>31. Timers</b>	
<b>32. Programmable Counter Array</b>	
Table 32.1. PCA Timebase Input Options .....	268
Table 32.2. PCA0CPM and PCA0PWM Bit Settings for PCA Capture/Compare Modules .....	270
<b>33. C2 Interface</b>	

---

## List of Registers

SFR Definition 8.1. ADC0CF: ADC0 Configuration .....	51
SFR Definition 8.2. ADC0H: ADC0 Data Word MSB .....	52
SFR Definition 8.3. ADC0L: ADC0 Data Word LSB .....	52
SFR Definition 8.4. ADC0CN: ADC0 Control .....	53
SFR Definition 8.5. ADC0GTH: ADC0 Greater-Than Data High Byte .....	54
SFR Definition 8.6. ADC0GTL: ADC0 Greater-Than Data Low Byte .....	54
SFR Definition 8.7. ADC0LTH: ADC0 Less-Than Data High Byte .....	55
SFR Definition 8.8. ADC0LTL: ADC0 Less-Than Data Low Byte .....	55
SFR Definition 8.9. ADC0MX: AMUX0 Channel Select .....	58
SFR Definition 10.1. REF0CN: Voltage Reference Control .....	63
SFR Definition 11.1. REG0CN: Voltage Regulator Control .....	65
SFR Definition 12.1. CPT0CN: Comparator0 Control .....	69
SFR Definition 12.2. CPT0MD: Comparator0 Mode Selection .....	70
SFR Definition 12.3. CPT0MX: Comparator0 MUX Selection .....	72
SFR Definition 13.1. CS0CN: Capacitive Sense Control .....	77
SFR Definition 13.2. CS0CF: Capacitive Sense Configuration .....	78
SFR Definition 13.3. CS0DH: Capacitive Sense Data High Byte .....	79
SFR Definition 13.4. CS0DL: Capacitive Sense Data Low Byte .....	79
SFR Definition 13.5. CS0SS: Capacitive Sense Auto-Scan Start Channel .....	80
SFR Definition 13.6. CS0SE: Capacitive Sense Auto-Scan End Channel .....	80
SFR Definition 13.7. CS0THH: Capacitive Sense Comparator Threshold High Byte ...	81
SFR Definition 13.8. CS0THL: Capacitive Sense Comparator Threshold Low Byte ...	81
SFR Definition 13.9. CS0MX: Capacitive Sense Mux Channel Select .....	83
SFR Definition 14.1. DPL: Data Pointer Low Byte .....	90
SFR Definition 14.2. DPH: Data Pointer High Byte .....	90
SFR Definition 14.3. SP: Stack Pointer .....	91
SFR Definition 14.4. ACC: Accumulator .....	91
SFR Definition 14.5. B: B Register .....	92
SFR Definition 14.6. PSW: Program Status Word .....	93
SFR Definition 16.1. EMI0CN: External Memory Interface Control .....	99
SFR Definition 16.2. EMI0CF: External Memory Configuration .....	100
SFR Definition 16.3. EMI0TC: External Memory Timing Control .....	105
SFR Definition 17.1. HWID: Hardware Identification Byte .....	114
SFR Definition 17.2. DERIVID: Derivative Identification Byte .....	114
SFR Definition 17.3. REVID: Hardware Revision Identification Byte .....	115
SFR Definition 18.1. SFRPAGE: SFR Page .....	118
SFR Definition 19.1. IE: Interrupt Enable .....	126
SFR Definition 19.2. IP: Interrupt Priority .....	127
SFR Definition 19.3. EIE1: Extended Interrupt Enable 1 .....	128
SFR Definition 19.4. EIE2: Extended Interrupt Enable 2 .....	129
SFR Definition 19.5. EIP1: Extended Interrupt Priority 1 .....	130
SFR Definition 19.6. EIP2: Extended Interrupt Priority 2 .....	131
SFR Definition 19.7. IT01CF: INT0/INT1 Configuration .....	133

# C8051F70x/71x

---

SFR Definition 20.1. PSCTL: Program Store R/W Control .....	139
SFR Definition 20.2. FLKEY: Flash Lock and Key .....	140
SFR Definition 21.1. EEADDR: EEPROM Byte Address .....	142
SFR Definition 21.2. EEDATA: EEPROM Byte Data .....	143
SFR Definition 21.3. EECNTL: EEPROM Control .....	144
SFR Definition 21.4. EEKEY: EEPROM Protect Key .....	145
SFR Definition 22.1. PCON: Power Control .....	148
SFR Definition 23.1. VDM0CN: VDD Monitor Control .....	152
SFR Definition 23.2. RSTSRC: Reset Source .....	154
SFR Definition 24.1. WDTCN: Watchdog Timer Control .....	156
SFR Definition 25.1. CLKSEL: Clock Select .....	158
SFR Definition 25.2. OSCICL: Internal H-F Oscillator Calibration .....	159
SFR Definition 25.3. OSCICN: Internal H-F Oscillator Control .....	160
SFR Definition 25.4. OSCXCN: External Oscillator Control .....	162
SFR Definition 26.1. XBR0: Port I/O Crossbar Register 0 .....	174
SFR Definition 26.2. XBR1: Port I/O Crossbar Register 1 .....	175
SFR Definition 26.3. P0MASK: Port 0 Mask Register .....	176
SFR Definition 26.4. P0MAT: Port 0 Match Register .....	177
SFR Definition 26.5. P1MASK: Port 1 Mask Register .....	177
SFR Definition 26.6. P1MAT: Port 1 Match Register .....	178
SFR Definition 26.7. P0: Port 0 .....	179
SFR Definition 26.8. P0MDIN: Port 0 Input Mode .....	179
SFR Definition 26.9. P0MDOUT: Port 0 Output Mode .....	180
SFR Definition 26.10. P0SKIP: Port 0 Skip .....	180
SFR Definition 26.11. P0DRV: Port 0 Drive Strength .....	181
SFR Definition 26.12. P1: Port 1 .....	181
SFR Definition 26.13. P1MDIN: Port 1 Input Mode .....	182
SFR Definition 26.14. P1MDOUT: Port 1 Output Mode .....	182
SFR Definition 26.15. P1SKIP: Port 1 Skip .....	183
SFR Definition 26.16. P1DRV: Port 1 Drive Strength .....	183
SFR Definition 26.17. P2: Port 2 .....	184
SFR Definition 26.18. P2MDIN: Port 2 Input Mode .....	184
SFR Definition 26.19. P2MDOUT: Port 2 Output Mode .....	185
SFR Definition 26.20. P2SKIP: Port 2 Skip .....	185
SFR Definition 26.21. P2DRV: Port 2 Drive Strength .....	186
SFR Definition 26.22. P3: Port 3 .....	186
SFR Definition 26.23. P3MDIN: Port 3 Input Mode .....	187
SFR Definition 26.24. P3MDOUT: Port 3 Output Mode .....	187
SFR Definition 26.25. P3DRV: Port 3 Drive Strength .....	188
SFR Definition 26.26. P4: Port 4 .....	188
SFR Definition 26.27. P4MDIN: Port 4 Input Mode .....	189
SFR Definition 26.28. P4MDOUT: Port 4 Output Mode .....	189
SFR Definition 26.29. P4DRV: Port 4 Drive Strength .....	190
SFR Definition 26.30. P5: Port 5 .....	190
SFR Definition 26.31. P5MDIN: Port 5 Input Mode .....	191

---

---

SFR Definition 26.32. P5MDOUT: Port 5 Output Mode .....	191
SFR Definition 26.33. P5DRV: Port 5 Drive Strength .....	192
SFR Definition 26.34. P6: Port 6 .....	192
SFR Definition 26.35. P6MDOUT: Port 6 Output Mode .....	193
SFR Definition 26.36. P6DRV: Port 6 Drive Strength .....	193
SFR Definition 27.1. CRC0CN: CRC0 Control .....	198
SFR Definition 27.2. CRC0IN: CRC Data Input .....	199
SFR Definition 27.3. CRC0DATA: CRC Data Output .....	199
SFR Definition 27.4. CRC0AUTO: CRC Automatic Control .....	200
SFR Definition 27.5. CRC0CNT: CRC Automatic Flash Sector Count .....	200
SFR Definition 27.6. CRC0FLIP: CRC Bit Flip .....	201
SFR Definition 28.1. SMB0CF: SMBus Clock/Configuration .....	208
SFR Definition 28.2. SMB0CN: SMBus Control .....	210
SFR Definition 28.3. SMB0ADR: SMBus Slave Address .....	212
SFR Definition 28.4. SMB0ADM: SMBus Slave Address Mask .....	213
SFR Definition 28.5. SMB0DAT: SMBus Data .....	214
SFR Definition 29.1. SPI0CFG: SPI0 Configuration .....	231
SFR Definition 29.2. SPI0CN: SPI0 Control .....	232
SFR Definition 29.3. SPI0CKR: SPI0 Clock Rate .....	233
SFR Definition 29.4. SPI0DAT: SPI0 Data .....	233
SFR Definition 30.1. SCON0: Serial Port 0 Control .....	242
SFR Definition 30.2. SBUF0: Serial (UART0) Port Data Buffer .....	243
SFR Definition 31.1. CKCON: Clock Control .....	246
SFR Definition 31.2. TCON: Timer Control .....	251
SFR Definition 31.3. TMOD: Timer Mode .....	252
SFR Definition 31.4. TL0: Timer 0 Low Byte .....	253
SFR Definition 31.5. TL1: Timer 1 Low Byte .....	253
SFR Definition 31.6. TH0: Timer 0 High Byte .....	254
SFR Definition 31.7. TH1: Timer 1 High Byte .....	254
SFR Definition 31.8. TMR2CN: Timer 2 Control .....	258
SFR Definition 31.9. TMR2RLL: Timer 2 Reload Register Low Byte .....	259
SFR Definition 31.10. TMR2RLH: Timer 2 Reload Register High Byte .....	259
SFR Definition 31.11. TMR2L: Timer 2 Low Byte .....	260
SFR Definition 31.12. TMR2H Timer 2 High Byte .....	260
SFR Definition 31.13. TMR3CN: Timer 3 Control .....	264
SFR Definition 31.14. TMR3RLL: Timer 3 Reload Register Low Byte .....	265
SFR Definition 31.15. TMR3RLH: Timer 3 Reload Register High Byte .....	265
SFR Definition 31.16. TMR3L: Timer 3 Low Byte .....	266
SFR Definition 31.17. TMR3H Timer 3 High Byte .....	266
SFR Definition 32.1. PCA0CN: PCA Control .....	279
SFR Definition 32.2. PCA0MD: PCA Mode .....	280
SFR Definition 32.3. PCA0PWM: PCA PWM Configuration .....	281
SFR Definition 32.4. PCA0CPMn: PCA Capture/Compare Mode .....	282
SFR Definition 32.5. PCA0L: PCA Counter/Timer Low Byte .....	283
SFR Definition 32.6. PCA0H: PCA Counter/Timer High Byte .....	283

---

# C8051F70x/71x

---

SFR Definition 32.7. PCA0CPLn: PCA Capture Module Low Byte .....	284
SFR Definition 32.8. PCA0CPHn: PCA Capture Module High Byte .....	284
C2 Register Definition 33.1. C2ADD: C2 Address .....	285
C2 Register Definition 33.2. DEVICEID: C2 Device ID .....	286
C2 Register Definition 33.3. REVID: C2 Revision ID .....	286
C2 Register Definition 33.4. FPCTL: C2 Flash Programming Control .....	287
C2 Register Definition 33.5. FPDAT: C2 Flash Programming Data .....	287

## 1. System Overview

C8051F70x/71x devices are fully integrated, mixed-signal, system-on-a-chip MCUs. Highlighted features are listed below. Refer to Table 2.1 for specific product feature selection and part ordering numbers.

- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- 10-bit 500 kspS Single-ended ADC with 16-channel analog multiplexer and integrated temperature sensor
- Precision calibrated 24.5 MHz internal oscillator
- 16Kb of on-chip Flash memory
- 512 bytes of on-chip RAM
- SMBus/I<sup>2</sup>C, Enhanced UART, and Enhanced SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Capacitive Sense interface with 32 input channels
- Programmable Counter/Timer Array (PCA) with three capture/compare modules
- On-chip internal voltage reference
- On-chip Watchdog timer
- On-chip Power-On Reset and Supply Monitor
- On-chip Voltage Comparator
- 54 general purpose I/O

With on-chip power-on reset, V<sub>DD</sub> monitor, watchdog timer, and clock oscillator, the C8051F70x/71x devices are truly stand-alone, system-on-a-chip solutions. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The C8051F70x/71x processors include Silicon Laboratories' 2-Wire C2 Debug and Programming interface, which allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection of memory, viewing and modification of special function registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 1.8–3.6 V operation over the industrial temperature range ( $-45$  to  $+85$  °C). An internal LDO is used to supply the processor core voltage at 1.8 V. The Port I/O and RST pins are tolerant of input signals up to 2 V above the V<sub>DD</sub> supply. See Table 2.1 for ordering information. Block diagrams of the devices in the C8051F70x/71x family are shown in Figure 1.1.

# C8051F70x/71x




Figure 1.1. C8051F700/1 Block Diagram




Figure 1.2. C8051F702/3 Block Diagram

# C8051F70x/71x




Figure 1.3. C8051F704/5 Block Diagram




Figure 1.4. C8051F706/07 Block Diagram

# C8051F70x/71x




Figure 1.5. C8051F708/09/10/11 Block Diagram




Figure 1.6. C8051F712/13/14/15 Block Diagram

# C8051F70x/71x

---

## 2. Ordering Information

All C8051F70x/71x devices have the following features:

- 25 MIPS (Peak)
- Calibrated Internal Oscillator
- SMBus/I2C
- UART
- Programmable counter array (3 channels)
- 4 Timers (16-bit)
- 1 Comparator
- Lead-Free (RoHS compliant) package
- 512 bytes RAM

In addition to the features listed above, each device in the C8051F70x/71x family has a set of features that vary across the product line. See Table 2.1 for a complete list of the unique feature sets for each device in the family.

**Table 2.1. Product Selection Guide**

Part Number	Digital Port I/Os	Capacitive Sense Channels	Flash Memory (kB)	EEPROM (Bytes)	External Memory Interface	10-bit 500 ksp/s ADC	ADC Channels	Temperature Sensor	Package (RoHS)
C8051F700-GQ	54	32	15	32	Y	Y	16	Y	TQFP-64
C8051F701-GQ	54	32	15	32	Y	N	-	-	TQFP-64
C8051F702-GQ	54	32	16	-	Y	Y	16	Y	TQFP-64
C8051F703-GQ	54	32	16	-	Y	N	-	-	TQFP-64
C8051F704-GQ	39	24	15	32	N	Y	16	Y	TQFP-48
C8051F704-GM	39	24	15	32	N	Y	16	Y	QFN-48
C8051F705-GQ	39	24	15	32	N	N	-	-	TQFP-48
C8051F705-GM	39	24	15	32	N	N	-	-	QFN-48
C8051F706-GQ	39	24	16	-	N	Y	16	Y	TQFP-48
C8051F706-GM	39	24	16	-	N	Y	16	Y	QFN-48
C8051F707-GQ	39	24	16	-	N	N	-	-	TQFP-48
C8051F707-GM	39	24	16	-	N	N	-	-	QFN-48
C8051F708-GQ	54	32	8	32	Y	Y	16	Y	TQFP-64
C8051F709-GQ	54	32	8	32	Y	N	-	-	TQFP-64
C8051F710-GQ	54	32	8	-	Y	Y	16	Y	TQFP-64
C8051F711-GQ	54	32	8	-	Y	N	-	-	TQFP-64
C8051F712-GQ	39	24	8	32	N	Y	16	Y	TQFP-48
C8051F712-GM	39	24	8	32	N	Y	16	Y	QFN-48
C8051F713-GQ	39	24	8	32	N	N	-	-	TQFP-48
C8051F713-GM	39	24	8	32	N	N	-	-	QFN-48
C8051F714-GQ	39	24	8	-	N	Y	16	Y	TQFP-48
C8051F714-GM	39	24	8	-	N	Y	16	Y	QFN-48
C8051F715-GQ	39	24	8	-	N	N	-	-	TQFP-48
C8051F715-GM	39	24	8	-	N	N	-	-	QFN-48

Lead finish material on all devices is 100% matte tin (Sn).